← Back to Patent Explorer
US3873768A Expired / Lapsed US ⏱️ 0.0 years remaining

Gated bias noise suppression circuitry

Assignee: GTE Sylvania Inc
•
Filing: 1973-11-28
•
Granted: 1975-03-25
•
Expires: 1993-11-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Gated bias noise suppression circuitry for a television receiver having a source of signals including video, blanking, and synchronizing pulse signals includes a sync pulse separator and a noise gate each coupled to the signal source and a gated bias means coupling a sync pulse signal from the output of the sync pulse separator to the noise gate to alter the bias potential applied therefrom to the sync pulse separator in a manner such that the bias potential is gated in time coincidence with the sync pulse signals whereby the bias level may be adjusted to a level intermediate the blanking and sync pulse tip levels.

Inventors

  • 👤 Arthur Harold Klein

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:37
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14; H04N5/21; H04N5/213

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 52 words
The noise suppression circuitry of claim 1 including automatic gain control (AGC) means coupled to said signal source and to said noise gate circuitry to effect a magnitude shift in said bias potential in accordance with a similar magnitude shift in said synchronizing pulse signals applied to said sync pulse separating means.
Claim 2
Dependent Claim 52 words
The noise suppression circuitry of claim 1 wherein said bias gating means includes a voltage divider connected intermediate said output of said sync pulse separating means and a potential reference level and coupled to said noise gate circuitry to effect gating of said bias potential applied to said sync pulse separating means.
Claim 3
Dependent Claim 22 words
The noise suppression circuitry of claim 3 wherein said voltage divider is in the form of a pair of series connected resistors.
Claim 4
Dependent Claim 21 words
The noise supprEssion circuitry of claim 1 including a capacitor AC coupling said bias grating means to said noise gate circuitry.
Claim 5
Dependent Claim 116 words
Gated bias circuitry suitable for a signal receiver comprising: a signal source providing video, blanking, and sync pulse signals; sync pulse separator means coupled to said source; noise gate circuitry coupled to said source and to said sync pulse separator means, said circuitry providing a bias potential for said sync pulse separator means at a level intermediate said blanking and the tip of said sync pulse signals; and bias gating means coupling the output of said sync pulse separator means to said noise gate circuitry to effect gating of said bias potential applied to said sync pulse separator means at a period coincident with the application thereto of a sync pulse signal from said signal source.
Claim 6
Dependent Claim 71 words
The gated bias circuitry of claim 6 wherein said signal source, said sync pulse separation means, and said noise gate circuitry are in integrated form and included on a monolithic semiconductor chip and said bias gating means is in the form of a voltage divider external to the semiconductor chip and coupling said output of said sync pulse separator means to a potential reference level and to said noise gate circuitry.
Claim 7
Dependent Claim 50 words
The gated bias circuitry of claim 6 including automatic gain control (AGC) circuitry coupled to said signal source and to said noise gate circuitry whereby variations in magnitude of said sync pulse signals are tracked by similar variations in magnitude of said bias potential applied to said noise gate circuitry.
Claim 8
Dependent Claim 27 words
The gated bias circuitry of claim 6 wherein said bias gating means AC couples said output of said sync pulse separator means to said noise gate circuitry.

References Cited (Backward Citations)

US2841646A Cited
US3569844A Cited
US3740470A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-03-24 1978-09-23 1979-03-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-03-24 1982-09-23 1983-03-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-03-24 1986-09-23 1987-03-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag