← Back to Patent Explorer
US3870870A Expired / Lapsed US ⏱️ 0.0 years remaining

Decoder for high density decoding system

Assignee: Potter Instrument Co Inc
•
Filing: 1973-07-25
•
Granted: 1975-03-11
•
Expires: 1993-07-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This specification discloses a high density recording and reproducing system in which binary information is divided into pairs of bits and different flux transition patterns are recorded to represent each pair of digits. Each pattern is made of three flux transition positions and the patterns are selected so that at least one transition is present in every adjacent pair of transition positions. The pattern selected to represent one particular pair of digits is made dependent upon an adjustment pattern recorded to represent another pair of digits. The decoder of the system separates the pulses in accordance with whether or not they are preceded by long or short intervals. These pulses are then applied to a different set of gates. A counter enables a different gate in each set in response to each different condition of the counter. The counter is switched between conditions in response to the separated pulses. Clock and information signals are derived from pulses passing through the gates.

Inventors

  • 👤 Andrew Gabor

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 15:14
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1423; G11B20/1426

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 150 words
A decoding means for representing clock and information pulses from a train of pulses which are separated by first and second intervals of different lengths, comprising: means to separate said pulses into a first group which are preceded by said first interval and a second group which are preceded by said second interval, a counter, a first plurality of gates connected to receive said pulses of said first group, a second plurality of gates connected to receive said pulses of said second group, means to enable a different one of the gates in each of said first and second pluralities in response to each different condition of said counter, and means to switch said counter between its conditions in a first manner in response to pulses of said first group and to shift said counter between its conditions in a second manner in response to pulses of said second group.
Claim 2
Dependent Claim 150 words
A decoding means for representing clock and information pulses from a train of pulses which are separated by first and second intervals of different lengths, comprising: means to separate said pulses into a first group which are preceded by said first interval and a second group which are preceded by said second interval, a counter, a first plurality of gates connected to receive said pulses of said first group, a second plurality of gates connected to receive said pulses of said second group, means to enable a different one of the gates in each of said first and second pluralities in response to each different condition of said counter, and means to switch said counter between its conditions in a first manner in response to pulses of said first group and to shift said counter between its conditions in a second manner in response to pulses of said second group.
Claim 3
Dependent Claim 150 words
A decoding means for representing clock and information pulses from a train of pulses which are separated by first and second intervals of different lengths, comprising: means to separate said pulses into a first group which are preceded by said first interval and a second group which are preceded by said second interval, a counter, a first plurality of gates connected to receive said pulses of said first group, a second plurality of gates connected to receive said pulses of said second group, means to enable a different one of the gates in each of said first and second pluralities in response to each different condition of said counter, and means to switch said counter between its conditions in a first manner in response to pulses of said first group and to shift said counter between its conditions in a second manner in response to pulses of said second group.
Claim 4
Dependent Claim 150 words
A decoding means for representing clock and information pulses from a train of pulses which are separated by first and second intervals of different lengths, comprising: means to separate said pulses into a first group which are preceded by said first interval and a second group which are preceded by said second interval, a counter, a first plurality of gates connected to receive said pulses of said first group, a second plurality of gates connected to receive said pulses of said second group, means to enable a different one of the gates in each of said first and second pluralities in response to each different condition of said counter, and means to switch said counter between its conditions in a first manner in response to pulses of said first group and to shift said counter between its conditions in a second manner in response to pulses of said second group.
Claim 5
Dependent Claim 52 words
A decoding means as recited in claim 1 wherein said counter has at least three conditions and wherein said means to enable said gates is operable to enable a different one of the gates in each of said first and second pluralities in response to each different one of said three conditions.
Claim 6
Dependent Claim 77 words
A decoding means as recited in claim 2 wherein said conditions have a defined sequence, wherein said first interval is shorter than said second interval, and wherein said means to switch said counter is operable to switch said counter to the next condition in said sequence in response to pulses of said first group and to switch said counter to the condition after the next condition in said sequence in response to pulses of said second group.
Claim 7
Dependent Claim 34 words
A decoder as recited in claim 1 further comprising means responsive to the pulses passing through said gates of said first and second plurality to derive clock signals and data signals from said pulses.
Claim 8
Dependent Claim 43 words
A decoding means as recited in claim 1 further comprising means responsive to pulses passing through a first combination of said gates to derive clock signals and means rEsponsive to signals passing through a second combination of said gates to derive data signals.

References Cited (Backward Citations)

US3404391A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-03-10 1978-09-09 1979-03-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-03-10 1982-09-09 1983-03-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-03-10 1986-09-09 1987-03-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag