← Back to Patent Explorer
US3868674A Expired / Lapsed US ⏱️ 0.0 years remaining

Visual display apparatus including a liquid crystal display panel

Assignee: US Philips Corp
•
Filing: 1974-06-20
•
Granted: 1975-02-25
•
Expires: 1994-06-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Liquid crystal display apparatus using pulse operation in which the panel is maintained by an electronic switch each time after the occurrence of a supply voltage pulse so as to increase the contrast and the response speed thereof.

Inventors

  • 👤 Jean Hubertus Josef Lorteije

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 09:56
CPC Classifications
G; G09; G09G; G09G3/00; G09G3/04; G09G3/16; G09G3/18; H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K21/00; H03K21/08; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/282; H03K3/2823

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 112 words
Visual display apparatus comprising: A. a liquid crystal display panel; B. direct voltage supply means comprising first and second terminals; C. controllable semiconductor impedance means connected to form a parallel circuit with said display panel; D. a pulse voltage source connected to said semiconductor means to cause said semiconductor means to be alternately conductive and nonconductive; and E. means for rapidly reducing said pulse voltage to substantially zero by short circuiting said direct voltage supply means comprising an impedance connected in series with said source of direct voltage and said parallel circuit whereby the voltage across means for controlling said display is reduced substantially to zero when said semiconductor means is conductive.
Claim 2
Dependent Claim 112 words
Visual display apparatus comprising: A. a liquid crystal display panel; B. direct voltage supply means comprising first and second terminals; C. controllable semiconductor impedance means connected to form a parallel circuit with said display panel; D. a pulse voltage source connected to said semiconductor means to cause said semiconductor means to be alternately conductive and nonconductive; and E. means for rapidly reducing said pulse voltage to substantially zero by short circuiting said direct voltage supply means comprising an impedance connected in series with said source of direct voltage and said parallel circuit whereby the voltage across means for controlling said display is reduced substantially to zero when said semiconductor means is conductive.
Claim 3
Dependent Claim 54 words
The visual display apparatus of claim 1, wherein said semiconductor means comprises a transistor having a base, an emitter, and a collector, said base being connected to said pulse source, and said emitter and collector of the transistor being connected in parallel with said display and in series with said direct voltage supply means.
Claim 4
Dependent Claim 69 words
The visual display apparatus of claim 2, wherein said impedance comprises a second transistor of opposite conductivity type with respect to said first-named transistor and having a base, an emitter, and a collector, the base of the second transistor being connected to said pulse source, the emitter-collector circuit of said second transistor being connected in series with said voltage supply means and the emitter-collector circuit of said first transistor.
Claim 5
Dependent Claim 66 words
The visual display apparatus of claim 3 in which said pulse source comprises: A. a third transistor having a base, an emitter and a collector; B. a collector load in series with the emitter-collector circuit of said third transistor; and C. positive feedback circuit means connected between said third transistor and said first-named transistor to produce voltage pulses at s aid base of said first-named transistor.
Claim 6
Dependent Claim 47 words
The visual display apparatus of claim 1 in which said display panel comprises a plurality of indicia segments and said apparatus comprises, in addition, a logic circuit connected in series with said display panel to control connection of selected ones of said segments in said parallel circuit.
Claim 7
Dependent Claim 43 words
The visual display apparatus of claim 4 in which said collector load comprises a fourth transistor having a base, an emitter and a collector, the emitter-collector circuit of said fourth transistor being connected in series with said emitter-collector circuit of said third transistor.
Claim 8
Dependent Claim 146 words
The visual display apparatus of claim 6 in which said third transistor is of the same conductivity type as said first-named transistor and said fourth transistor is of the same conductivity type as said second transistor, and said feedback circuit means comprises: A. a first capacitor connected in series between the collector of said first-named transistor to the base of said third transistor; B. a second capacitor connected in series between the collector of said third transistor to the base of said first-named transistor; C. a first resistor connected in series between the base of said fourth transistor and the collector of said first-named transistor; and D. a second resistor connected in series between the base of said second transistor and the collector of said third transistor, whereby said first-named and said fourth transistors are conductive simultaneously and said second and third transistors are conductive simultaneously.

References Cited (Backward Citations)

US3642348A Cited
US3653745A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-02-24 1978-08-26 1979-02-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-02-24 1982-08-26 1983-02-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-02-24 1986-08-26 1987-02-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag