Patent US2828417A successfully refreshed from Google Patents.
US3866147A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Balanced correlated ternary coding system
Assignee: Université de Sherbrooke
•
Filing: 1973-02-26
•
Granted: 1975-02-11
•
Expires: 1993-02-26
Abstract
Abstract A balanced correlated ternary coding system including a modulator, a demodulator and an error detector. The modulator is designed so as to code a binary signal of level 0 or 1 into a ternary signal of level +, 0, or - according to any of the following truth tables: TABLE I TABLE II Binary Binary Ternary 0 1 Ternary 0 1 0 -+0+++0+0+-0 ---0 The demodulator is designed in such a way as to perform the inverse function of the modulator according to the following two truth tables which correspond respectively to the above truth tables of the modulator: TERNARY CODEBINARY CODETERNARY CODEBINARY CODEn-1n mn-1n m ++ 0++ 1 +0 1+0 0 --1-- 0 -0 0-0 1 0+ 1 0+ 1 0- 00-0 The error detector is designed so as to detect any one of the following code variations: A. A TERNARY + FOLLOWED BY A TERNARY -; B. A TERNARY - FOLLOWED BY A TERNARY +; AND C. TWO CONSECUTIVE TERNARY 0.
Inventors
- 👤 Couvreur Gilbert De
- 👤 Marc Pastor
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 20:53
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4917; H04L25/4923; H04L25/4925
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
338 words
A modulator for converting a binary code into a ternary code comprising: a. an inverter for receiving a binary code B and capable of generating at its output the complement B; b. a first and a second flip flop of the JK type each having two inputs J and K and two complementary outputs Q and Q satisfying the following logic equations: Qn 1 Qn Jn + Qn Kn (1) Qn 1 Qn Jn + Qn Kn (2) c. a first and a second gate each having two inputs and one output, the output of said first and second gates connected to one of the inputs J and K of the first and second flip flops respectively; d. an arithmetic adder having a first and a second input and one output, the first and second inputs of said arithmetic adder connected to one output of said first and second flip flops respectively and the output of said arithmetic adder providing said ternary code; and e. means interconnecting the outputs of said first and second gates to one of the inputs J and K of said first and second flip flops respectively, one of the outputs Q and Q of said first and second flip flops to the first and second inputs respectively of said arithmetic adder, one of the binary code B and its complement B to one input of said first and second flip flops and to the first input of said first and second gates, and the second input of the first and second gates to one output of said second and first flip flops respectively so that the first and second inputs of said arithmetic adder satisfy the following logic equations respectively: Y1n 1 Y1n Y2n Bn + Y1n Bn (3) Y2n 1 Y1n Y2n Bn + Y2n Bn (4) wherein Bn a digit of the binary code, Y1n, Y2n the present state of the ternary code expressed in binary form, Y1n 1, Y2n the following state of the ternary code expressed in binary form.
Claim 2
Dependent Claim
338 words
A modulator for converting a binary code into a ternary code comprising: a. an inverter for receiving a binary code B and capable of generating at its output the complement B; b. a first and a second flip flop of the JK type each having two inputs J and K and two complementary outputs Q and Q satisfying the following logic equations: Qn 1 Qn Jn + Qn Kn (1) Qn 1 Qn Jn + Qn Kn (2) c. a first and a second gate each having two inputs and one output, the output of said first and second gates connected to one of the inputs J and K of the first and second flip flops respectively; d. an arithmetic adder having a first and a second input and one output, the first and second inputs of said arithmetic adder connected to one output of said first and second flip flops respectively and the output of said arithmetic adder providing said ternary code; and e. means interconnecting the outputs of said first and second gates to one of the inputs J and K of said first and second flip flops respectively, one of the outputs Q and Q of said first and second flip flops to the first and second inputs respectively of said arithmetic adder, one of the binary code B and its complement B to one input of said first and second flip flops and to the first input of said first and second gates, and the second input of the first and second gates to one output of said second and first flip flops respectively so that the first and second inputs of said arithmetic adder satisfy the following logic equations respectively: Y1n 1 Y1n Y2n Bn + Y1n Bn (3) Y2n 1 Y1n Y2n Bn + Y2n Bn (4) wherein Bn a digit of the binary code, Y1n, Y2n the present state of the ternary code expressed in binary form, Y1n 1, Y2n the following state of the ternary code expressed in binary form.
Claim 3
Dependent Claim
127 words
A modulator as defined in claim 1, wherein equations (3) and (4) are correlated with equation (1) and wherein said first and second gates are AND gates, and wherein the outputs of the first and second gates are connected respectively to the input J of the first and second flip flops, the output Q of said first and second flip flops is connected to the arithmetic adder, the binary code B and its complement B are connected to the inputs K of said second and first flip flops respectiveLy and to the first input of the second and first AND gates respectively, and the second input of said first and second AND gates are connected to the output Q of the second and first flip flops respectively.
Claim 4
Dependent Claim
175 words
A modulator as defined in claim 1, wherein equations (3) and (4) are correlated with equations (1) and (2) respectively and wherein said first and second gates are AND gates, whereby the outputs of the first and second AND gates are connected respectively to the input J of the first flip flop and to the input K of the second flip flop, the output Q of the first flip flop is connected to the first input of the arithmetic adder whereas the output Q of the second flip flop is connected to the second input of the arithmetic adder, the binary code B and its complement B are connected to the input J of the second flip flop and to the input K of the first flip flop respectively and to the first input of the second and first AND gates respectively, and the second input of the first and second AND gates is connected to the output Q of the second flip flop and to the output Q of the first flip flop respectively.
Claim 5
Dependent Claim
167 words
A modulator as defined in claim 1, wherein equations (3) and (4) are correlated with equations (2) and (1) respectively and wherein said first and second gates are AND gates, whereby the outputs of said first and second AND gates are connected to the input K of the first flip flop and to the input J of the second flip flop respectively, the output Q of the first flip flop and the output Q of the second flip flop are connected to the first and second inputs respectively of the arithmetic adder, the binary code B and its complement B are connected to the input K of the second flip flop and to the input J of the first flip flop respectively and to the first input of the second and first AND gates respectively, the second input of the first and second AND gates being connected to the output Q of the second flip flop and to the output Q of the first flip flop respectively.
Claim 6
Dependent Claim
132 words
A modulator as defined in claim 1, wherein equations (3) and (4) are correlated with equation (2) and wherein said first and second gates are AND gates, whereby the outputs of said first and second AND gates are connected to the inputs K of said first and second flip flops respectively, the outputs Q of the first and second flip flops are connected to the first and second inputs of the arithmetic adder respectively, the binary signal B and its complement B are connected to the inputs of the second and first flip flops respectively and to the first input of the second and first AND gates respectively, the second input of the first and second AND gates being connected to the outputs Q of the second and first flip flops respectively.
Claim 7
Dependent Claim
133 words
A modulator as defined in claim 1, wherein equations (3) and (4) are correlated with equation (1) and wherein said first and second gates are NOR gates, whereby the outputs of the first and second NOR gates are connected to the inputs J of the first and second flip flops respectively, the outputs Q of the first and second flip flops are connected to the first and second inputs respectively of the arithmetic adder, the binary code B and its complement B are connected to the inputs K of the second and first flip flops respectively and to the first input of the first and second NOR gates respectively, the second input of the first and second NOR gates being connected to the output Q of the second and first flip flops respectively.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1978-02-10 | 1978-08-12 | 1979-02-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1982-02-10 | 1982-08-12 | 1983-02-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1986-02-10 | 1986-08-12 | 1987-02-11 | $7700.00 | Window Closed / Lapsed |