← Back to Patent Explorer
US3864638A Expired / Lapsed US ⏱️ 0.0 years remaining

High speed phase meter

Assignee: Commissariat à l'Énergie Atomique et Aux Énergies Alternatives
•
Filing: 1973-07-24
•
Granted: 1975-02-04
•
Expires: 1993-07-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The phase meter comprises a sweep waveform generator controlled by the shaped reference signal (V ref), a first and a second memory sampler for sampling said sweep waveform, a directional logic unit controlled by the reference signal and the shaped signal (V phi ) to be scanned, which delivers two signals for controlling the samplers and a logical phase-shift direction signal, a sign-changing circuit controlled by the directional logic unit and by the second sampler so as to deliver an analog signal (V + OR - k phi ) which is representative of the value and sign of the phase shift after one sinusoidal cycle between the reference signal (V ref) and the signal (V phi ) to be scanned, an analog gate controlled by the analog signal and by a signal for controlling the peak of the modulus of the signal to be scanned in order to block the output signal when the modulus is smaller than a predetermined value.

Inventors

  • 👤 Bernard Audenard
  • 👤 Michel Pigeon
  • 👤 Claude Stach

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 22:15
CPC Classifications
G; G01; G01N; G01N27/00; G01N27/72; G01N27/82; G01N27/90; G01N27/9046; G01R; G01R25/00

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 238 words
A high-speed phase meter essentially comprising: a reference signal source, a source of a signal to be scanned, a sweep waveform generator connected to said reference source controlled by the shaped reference signal, (V ref) a first and a second memory sampler connected to said generator which sample said sweep waveform, a directional logic unit connected to said sources and to said samplers controlled by the reference signal and the shaped signal to be scanned (V phi ) which delivers two signals for controlling said samplers and a logical signal for the direction of the phase shift, a sign-changing circuit connected to said logic circuit and to said second sampler controlled by said directional logic unit and by said second sampler so as to deliver an analog signal (V + OR - k phi ) which is representative of the value and sign of the phase shift after transition through a sinusoidal cycle between the reference signal (V ref) and the signal (V phi ) to be scanned, a modulus detecting circuit connected to said source of signal to be scanned, an analog gate connected to said sign-changing circuit and to said modulus detecting circuit controlled by said analog signal and by a signal from said modulus detecting circuit for controlling the peak of the modulus of the signal to be scanned in order to block the output signal when the modulus is smaller than a predetermined value.
Claim 2
Dependent Claim 238 words
A high-speed phase meter essentially comprising: a reference signal source, a source of a signal to be scanned, a sweep waveform generator connected to said reference source controlled by the shaped reference signal, (V ref) a first and a second memory sampler connected to said generator which sample said sweep waveform, a directional logic unit connected to said sources and to said samplers controlled by the reference signal and the shaped signal to be scanned (V phi ) which delivers two signals for controlling said samplers and a logical signal for the direction of the phase shift, a sign-changing circuit connected to said logic circuit and to said second sampler controlled by said directional logic unit and by said second sampler so as to deliver an analog signal (V + OR - k phi ) which is representative of the value and sign of the phase shift after transition through a sinusoidal cycle between the reference signal (V ref) and the signal (V phi ) to be scanned, a modulus detecting circuit connected to said source of signal to be scanned, an analog gate connected to said sign-changing circuit and to said modulus detecting circuit controlled by said analog signal and by a signal from said modulus detecting circuit for controlling the peak of the modulus of the signal to be scanned in order to block the output signal when the modulus is smaller than a predetermined value.
Claim 3
Dependent Claim 50 words
A phase meter according to claim 1, wherein the sweep waveform generator is an operational amplifier coupled as an integrator which delivers a sawtooth signal of adjustable and constant amplitude having the same recurrence frequency as the reference signal and a width equal to one half-period of said reference signal.
Claim 4
Dependent Claim 27 words
A phase meter according to claim 2, wherein the sawtooth signal is sampled in said first sampler for a period of time corresponding to the phase shift.
Claim 5
Dependent Claim 67 words
A phase meter according to claim 1, wherein the directional logic unit comprises a first flip-flop circuit for generating a logical signal which gives the sign of the phase shift and a second exclusive-OR circuit connected to said first flip-flop circuit for giving a dirEct or complemented signal as a function of the sign of the phase shift as applied to the input of said second circuit.
Claim 6
Dependent Claim 28 words
A phase meter according to claim 4, wherein the complemented signal of the direct signal controls said second sampler during the time of closure of said first sampler.
Claim 7
Dependent Claim 68 words
A phase meter according to claim 1, wherein said sign-changing circuit is an operational amplifier coupled as a summing amplifier with a negative input and connected to and controlled by a direct-current voltage derived from said second sampler and a positive input controlled by a transistor connected to said operational amplifier and to said logic unit, said transistor receiving the phase-shift signal derived from said directional logic unit.
Claim 8
Dependent Claim 43 words
A phase meter according to claim 6, wherein said transistor is saturated and short-circuits the positive input of said amplifier when it is controlled by a phase shift signal in state 1, whereupon said amplifier delivers a voltage V - k phi .
Claim 9
Dependent Claim 32 words
A phase meter according to claim 6, wheerein said transistor cuts-off when controlled by a phase shift signal in state 0, whereupon said amplifier delivers a voltage V + k phi .

References Cited (Backward Citations)

US3548321A Cited
US3534399A Cited
US3567971A Cited
US3723888A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-02-03 1978-08-05 1979-02-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-02-03 1982-08-05 1983-02-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-02-03 1986-08-05 1987-02-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag