US3860798A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit arrangement for the measuring of the maximal value of the distortion of a binary series of steps during an adjustable measuring period
Assignee: Siemens AG
•
Filing: 1973-05-15
•
Granted: 1975-01-14
•
Expires: 1993-05-15
Abstract
Abstract A circuit arrangement is described for measuring distortion values for binary signals. The arrangement measures a maximum value occurring in a preselected measuring period. A timing signal generator is arranged for producing, during an ideal duration of a step, a number of timing impulses corresponding to the distortion stages to be measured. A synchronizing device is arranged for classifying the incoming binary signal series of steps in a time frame. Timing impulses control the first counter which produces impulses having time differences corresponding to the aforementioned ideal signal length. The timing impulses control second and third counters, as well. The aforementioned three counters count in a phase locked relation to each other, and each counter counts once during the duration of an ideal step. Each counter has as many counting positions as there are distortion values to be measured. The second counter is returned to its starting position and the appearance of a measuring impulse, and this indicates leading distortion. For the duration of the phase difference between one of the counters and one of the remaining two counters, a gate is opened for switching through timing impulses to a measuring device. The number of timing impulses measured corresponds to the distortion value.
Inventors
- 👤 Jurgen Kemper
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:06
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/24; H04L1/248; G; G06; G06F; G06F7/00; G06F7/60; G06F7/62; H03; H03K; H03K21/00
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
352 words
Apparatus for measuring the maximum values of distortion of binary signals during an adjustable measuring period, the duration of said binary signals differring from an ideal duration, the appatatus comprising: timing signal generator means for producing clock pulses, input means for receiving said binary signals and for regenerating said binary signals, synchronizing means coupled to said timing signal generator and said input means for producing corrected clock pulses whereby ones of said corrected clock pulses will coincide with edges of said binary signals, first, second and third counting means controlled by said corrected clock pulses, said first counting means producing output signals at intervals corresponding to said ideal duration, each counting means being adapted to register one count cycle during said ideal duration and having as many counting positions as there are corrected clock pulses within said ideal duration, means for generating measurement pulses, said measurement pulses coinciding with edges of said received binary signals, first gate means for receiving said measurement pulses and for coupling same to reset inputs of said second counting means, second gate means for receiving said measurement pulses and for coupling same to reset inputs of said third counting means, means connecting an output of said first and said second counting means to an input of said first gate means, means connecting an output of said first and said third counting means to an input of said second gate means, whereby upon the occurrence of a leading distorted measurement pulse, there appears over said first gate means a reset signal for said second counting means, and upon the occurrence of a lagging distorted measurement pulse there appears over said second gate means a reset signal for said third counting means, fourth counting means for counting said corrected clock pulses and indicating a corresponding distortion value and fourth gating means having as inputs the outputs of said second and third counting means and said corrected clock pulses, said gating means being operable to connect said corrected clock pulses to said fourth counting means during the time said output signals of said second and third counting means are different.
Claim 2
Dependent Claim
352 words
Apparatus for measuring the maximum values of distortion of binary signals during an adjustable measuring period, the duration of said binary signals differring from an ideal duration, the appatatus comprising: timing signal generator means for producing clock pulses, input means for receiving said binary signals and for regenerating said binary signals, synchronizing means coupled to said timing signal generator and said input means for producing corrected clock pulses whereby ones of said corrected clock pulses will coincide with edges of said binary signals, first, second and third counting means controlled by said corrected clock pulses, said first counting means producing output signals at intervals corresponding to said ideal duration, each counting means being adapted to register one count cycle during said ideal duration and having as many counting positions as there are corrected clock pulses within said ideal duration, means for generating measurement pulses, said measurement pulses coinciding with edges of said received binary signals, first gate means for receiving said measurement pulses and for coupling same to reset inputs of said second counting means, second gate means for receiving said measurement pulses and for coupling same to reset inputs of said third counting means, means connecting an output of said first and said second counting means to an input of said first gate means, means connecting an output of said first and said third counting means to an input of said second gate means, whereby upon the occurrence of a leading distorted measurement pulse, there appears over said first gate means a reset signal for said second counting means, and upon the occurrence of a lagging distorted measurement pulse there appears over said second gate means a reset signal for said third counting means, fourth counting means for counting said corrected clock pulses and indicating a corresponding distortion value and fourth gating means having as inputs the outputs of said second and third counting means and said corrected clock pulses, said gating means being operable to connect said corrected clock pulses to said fourth counting means during the time said output signals of said second and third counting means are different.
Claim 3
Dependent Claim
166 words
The apparatus defined in claim 1 wherein said fourth gating means comprises fifth, sixth and seventh gating means, and including a measuring period gate generating means for establishing a period in which the maximum distortion shall be measured, wherein an output of said second counting means is applied to an input of said fifth gating means with said fifth gating means receiving as other inputs an output from said measuring period gate generating means and an output from said first counting means, an output from said third counting means is applied to an input of said sixth gating means which has as other inputs an output from said second counting means and an output fron said measuring period gate generator means, the outputs from said fifth and sixth gating means being applied to said seventh gating means which also receives as an input said corrected clock pulses, the output fron said seventh gating means being applied to said fourth counting means to count said distortion value.
Claim 4
Dependent Claim
84 words
The apparatus defined in claim 2 wherein said measuring period gate generator means derives said clock pulses fron said first counter means, and wherein said measuring period gate generator means has an output connected to a reset input of said second counting means and an output connected to a reset input of said third counting means, said gate generator outputs being used to bring said second and third counting means in phase with said first counting means after the producing of a distortion value.
Claim 5
Dependent Claim
41 words
Apparatus as claimed in claim 3 wherein an output of said measuring period gate generator means is connected to a reset input of said fourth counting means to set it in the zero position before the counting of a distortion value.
References Cited (Backward Citations)
US2966300A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1978-01-13 | 1978-07-15 | 1979-01-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1982-01-13 | 1982-07-15 | 1983-01-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1986-01-13 | 1986-07-15 | 1987-01-14 | $7700.00 | Window Closed / Lapsed |