Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
93 words
A test system for identifying open circuit electrodes of a multi-electrode EEG system during patient testing comprising pulse generating means for producing an alternating electrical signal, counter means responsive to the alternating electrical signal for producing first and second pulse signals, logic ciruit means responsive to said first and second pulse signals for selectively producing a plurality of identical test signals each corresponding to a different EEG electrode, said test signals occurring at different times within a predetermined test sequence, and circuit means for conducting each test signal to said corresponding EEG electrode.
Claim 2
Dependent Claim
93 words
A test system for identifying open circuit electrodes of a multi-electrode EEG system during patient testing comprising pulse generating means for producing an alternating electrical signal, counter means responsive to the alternating electrical signal for producing first and second pulse signals, logic ciruit means responsive to said first and second pulse signals for selectively producing a plurality of identical test signals each corresponding to a different EEG electrode, said test signals occurring at different times within a predetermined test sequence, and circuit means for conducting each test signal to said corresponding EEG electrode.
Claim 3
Dependent Claim
87 words
A test system as described in claim 1 wherein said counter means include binary counter means for producing said first pulse signal and decade counter means for producing said second pulse signal, with said first pulse signal having a repetition rate higher than said second pulse signal, and wherein said logic circuit means comprise selectively operable gate means connected to said binary counter means and said decade counter Means for producing a plurality of test signals each comprising a burst of pulses of predetermined frequency and amplitude.
Claim 4
Dependent Claim
61 words
The test system of claim 2 further including means for maintaining the amplitude of pulses from said gate means at a level sufficiently low that said test signals are lower than the signal-to-noise ratio of the amplifier of the EEG system whereby the test signal remains undetected in the output of the EEG system unless an open circuit condition occurs therein.
Claim 5
Dependent Claim
183 words
A test system for identifying open circuit electrodes within a multi-electrode EEG system during patient use comprising pulse generating means for producing an alternating electrical signal, first counter means connected to said pulse generating means for producing first and second pulse signals, logic circuit means responsive to said first and second pulse signals for producing corresponding sets of test signals of identical form, said first and second sets of test signals comprising bursts of pulses of predetermined frequency, with the bursts of the first set of said signals occurring at a different time than the bursts of pulses within said second set, decade counter means connected to said binary counter means for producing sequencing pulse signals, and second logic circuit means responsive to said first and second sets of test signals and said sequencing signals for producing a plurality of bursts of test signals of identical form, with each burst of signals corresponding to a different EEG electrode and occurring at a different time within a predetermined test sequence, and circuit means for conducting each burst of signals to said corresponding EEG electrode.
Claim 6
Dependent Claim
183 words
A test system for identifying open circuit electrodes within a multi-electrode EEG system during patient use comprising pulse generating means for producing an alternating electrical signal, first counter means connected to said pulse generating means for producing first and second pulse signals, logic circuit means responsive to said first and second pulse signals for producing corresponding sets of test signals of identical form, said first and second sets of test signals comprising bursts of pulses of predetermined frequency, with the bursts of the first set of said signals occurring at a different time than the bursts of pulses within said second set, decade counter means connected to said binary counter means for producing sequencing pulse signals, and second logic circuit means responsive to said first and second sets of test signals and said sequencing signals for producing a plurality of bursts of test signals of identical form, with each burst of signals corresponding to a different EEG electrode and occurring at a different time within a predetermined test sequence, and circuit means for conducting each burst of signals to said corresponding EEG electrode.
Claim 7
Dependent Claim
61 words
The test system of claim 4 wherein said second logic circuit means produce a first plurality of test signals of positive amplitude and a second plurality of test signals of negative amplitude whereby test signals applied at the same time to adjacent electrodes of the EEG system are not canceled due to the common mode rejection characteristics of the EEG amplifiers.