← Back to Patent Explorer
US3858010A Expired / Lapsed US ⏱️ 0.0 years remaining

Intermediate communication link for use in electronic systems

Assignee: AG Communication Systems Corp
•
Filing: 1973-04-06
•
Granted: 1974-12-31
•
Expires: 1993-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An intermediate communication link which can be used for fast digital communication between electronic frames. The link uses twisted pair cables as a transmission media, and has a cable driven on the input thereof and a receiver on the output which permits the use of cables at least up to 50 feet in length.

Inventors

  • 👤 C Higashide

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 17:25
CPC Classifications
H; H04; H04Q; H04Q1/00; H04Q1/18; H04Q1/30; H04Q1/39

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 107 words
An intermediate communication link for digital communication between electronic frames within a communication system comprising: a transmission cable comprised of a plurality of two wire transmission lines bundled together in a jacket; a line driver and a receiver coupled respectively to the opposite ends of one said wires of each of said transmission lines; each of said line drivers comprising gate means having a parallel diode resistor network in series with the output thereof; each of said receivers comprising gate means having the inputs thereof tied to ground via resistance means; and the opposite ends of the other wire of each of said transmission lines being grounded.
Claim 2
Dependent Claim 107 words
An intermediate communication link for digital communication between electronic frames within a communication system comprising: a transmission cable comprised of a plurality of two wire transmission lines bundled together in a jacket; a line driver and a receiver coupled respectively to the opposite ends of one said wires of each of said transmission lines; each of said line drivers comprising gate means having a parallel diode resistor network in series with the output thereof; each of said receivers comprising gate means having the inputs thereof tied to ground via resistance means; and the opposite ends of the other wire of each of said transmission lines being grounded.
Claim 3
Dependent Claim 52 words
The intermediate communication link of claim 1, wherein said parallel diode resistor network at the output of a line driver matches the output impedance of said line driver in the logic 0 state to the characteristic impedance of said transmission line to prevent cross-talk noise from being reflected back to said receivers.
Claim 4
Dependent Claim 35 words
The intermediate communication link of claim 2, wherein the diode of said parallel diode resistor network is a germanium diode and shunts the resistor thereof to maintain a sufficiently high logic 1 at said receiver.
Claim 5
Dependent Claim 83 words
The intermediate communication link of claim 1, wherein each of said line drivers comprises a NAND gate having a parallel diode resistor network at the output thereof for matching the output impedance of said line drivers in the logic 0 state to the characteristic impedance of said transmission lines and for preventing cross-talk noise from being reflected back to said receivers, the diode thereof being a germanium diode and shunting said resistor to maintain a sufficiently high logic 1 level at said receiver.
Claim 6
Dependent Claim 38 words
The intermediate communication link of claim 4, wherein each of said receivers comprises an AND gate having the inputs thereof tied to ground via resistance means, said resistance means being of a resistance value to eliminate most reflections.
Claim 7
Dependent Claim 23 words
The intermediate communication link of claim 1 wherein said two wires of each of said transmission lines comprises a twisted pair of wires.

References Cited (Backward Citations)

US2008061A Cited
US2673895A Cited
US3517123A Cited
US3767863A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-12-30 1978-07-01 1978-12-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-12-30 1982-07-01 1982-12-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-12-30 1986-07-01 1986-12-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag