US3838259A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit arrangement for generating pseudo random numbers
Assignee: NSM Apparatebau GmbH and Co KG
•
Filing: 1973-04-05
•
Granted: 1974-09-24
•
Expires: 1993-04-05
Abstract
Abstract A circuit for generating pseudo random numbers includes an adder stage having a multiplier connected for serial bit multiple addition. The adder stage is controlled by a sequence switch. The adder stage includes a first register connected to receive a preceding random number, a second register having a constant number, means connected for the serial addition of the outputs of the first and second registers, and a sum register connected to receive the results of the multiple addition. The output of the sum register is connected to the input of the first register under control of the sequence switch. An additional register may be provided, in addition to serial subtractor means for combining the outputs of the sum register and the additional register.
Inventors
- 👤 D Kortenhaus
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 14:10
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/58; G06F7/582; G06F7/586
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
97 words
A circuit for generating pseudo random numbers, comprising sequence switching means, first, second and third registers, adder means, means for inserting a constant number in said second register, means for applying the outputs of said first and second registers to said adder means, means applying the output of said adder means to said third register, first means responsive to said sequence switch for applying the output of said third register to said first register, second means responsive to said sequence switch for controlling circulation of data in said first register, and means for starting said sequence switch.
Claim 2
Dependent Claim
97 words
A circuit for generating pseudo random numbers, comprising sequence switching means, first, second and third registers, adder means, means for inserting a constant number in said second register, means for applying the outputs of said first and second registers to said adder means, means applying the output of said adder means to said third register, first means responsive to said sequence switch for applying the output of said third register to said first register, second means responsive to said sequence switch for controlling circulation of data in said first register, and means for starting said sequence switch.
Claim 3
Dependent Claim
53 words
The circuit of claim 1, further comprising terminal means for connection to a source of a.c. power, means for producing a randomly occurring signal responsive to the phase position of a.c. power at said terminals, and means responsive to said sequence switching means for applying said randomly occurring signal to said first register.
Claim 4
Dependent Claim
64 words
The circuit of claim 1 in which said first, second and third registers are clock frequency operated shift registers, and further comprising a trigger circuit having an a.c. power supply input unsynchronized with the clock operation of said registers, and means responsive to said switching means for applying the output of said trigger circuit to said first register for applying a random signal thereto.
Claim 5
Dependent Claim
45 words
The circuit of claim 1, further comprising a fourth register, means applying a constant number to said fourth register, full subtractor means, and means for applying the outputs of said third and fourth registers to said full subtractor means for producing a pseudo random number.
Claim 6
Dependent Claim
61 words
The circuit of claim 4, wherein said means for applying a constant number to said fourth register comprises a source of a fixed number, and means responsive to said sequence switching means for applying the output of said source of a fixed number to said fourth register, and wherein said circuit further comprises means for circulating data in said fourth register.
Claim 7
Dependent Claim
67 words
The circuit of claim 5, wherein said fourth register is a clock operated shift register, and said subtractor means is a serial full subtractor and wherein said means applying the outputs of said third and fourth registers to said full subtractor means comprises data means responsive to said sequence switching means for applying the outputs of said third and fourth registers to said serial full subtractor means.
Claim 8
Dependent Claim
23 words
The circuit of claim 6, further comprising means responsive to the output of said serial full subtractor for controlling said sequence switching means.
Claim 9
Dependent Claim
57 words
The circuit of claim 1, wherein said means for inserting a constant number in said second register comprises a source of a fixed number, and means responsive to said switching means for applying the output of said source of a fixed number to said second register, and further comprising means for circulating data in said second register.
Claim 10
Dependent Claim
14 words
The circuit of claim 1, wherein said adder means is a serial full adder.
Claim 11
Dependent Claim
17 words
The circuit of claim 1, wherein said first, second and third registers are clock operated shift registers.
Claim 12
Dependent Claim
73 words
The circuit of claim 10, wherein said adder means is a serial full adder, said means applying the outputs of said first and second registers to said adder means comprises AND-gate means connected to apply the outputs of said first and second registers to said serial full adder as one input thereof, and further comprising means applying the output of said third register to said serial full adder as the second input thereof.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1977-09-23 | 1978-03-25 | 1978-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1981-09-23 | 1982-03-25 | 1982-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1985-09-23 | 1986-03-25 | 1986-09-24 | $7700.00 | Window Closed / Lapsed |