← Back to Patent Explorer
US3832536A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrator circuit

Assignee: Alcatel CIT SA
•
Filing: 1972-09-27
•
Granted: 1974-08-27
•
Expires: 1992-09-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Integrator comprising an operational amplifier having an input (E1)(-) and an input (E2)(+), and an output (S), with a resistance having a value of (R1) connected up between the input (E2) and the earth, a capacitor shunted by a resistor having an ohmic value of (R2) between the output (S) and the ihput (E1), the input voltage being applied to the input (E1) through a resistor having a value of R1), characterized in that the output (S) is connected up to the input (E2) by a network comprising two diodes connected up head to tail in parallel, in series with a resistor having an ohmic value equal to (R2).

Inventors

  • 👤 Dily C Le
  • 👤 D Lajotte

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 17:10
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/18; G06G7/184; G06G7/186; G06G7/25

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 112 words
An integrator comprising an operational amplifier having a first iNput, a second input and an output, a first resistor having a value R1 connected between said second input and ground, a capacitor shunted by a second resistor having a value of R2 connected between said output and said first input, the input voltage being applied to said first input through a third resistor having a value of R1, characterized in that said output is connected to said second input by a network comprising a diode combination including first and second diodes connected back-toback in parallel, said diode combination being connected in series with a fourth resistor having a value equal to R2.
Claim 2
Dependent Claim 112 words
An integrator comprising an operational amplifier having a first iNput, a second input and an output, a first resistor having a value R1 connected between said second input and ground, a capacitor shunted by a second resistor having a value of R2 connected between said output and said first input, the input voltage being applied to said first input through a third resistor having a value of R1, characterized in that said output is connected to said second input by a network comprising a diode combination including first and second diodes connected back-toback in parallel, said diode combination being connected in series with a fourth resistor having a value equal to R2.
Claim 3
Dependent Claim 89 words
An integrator comprising an operational amplifier having a first input, a second input and an output, a first resistor connected between said second input and ground, a first feedback combination including a capacitor shunted by a second resistor connected between said output and said first input, a third resistor having the same value as said first resistor connected to said first input, and a second feedback combination including diode means connected between said output and said second input for controlling the gain of the amplifier at low input frequencies.
Claim 4
Dependent Claim 89 words
An integrator comprising an operational amplifier having a first input, a second input and an output, a first resistor connected between said second input and ground, a first feedback combination including a capacitor shunted by a second resistor connected between said output and said first input, a third resistor having the same value as said first resistor connected to said first input, and a second feedback combination including diode means connected between said output and said second input for controlling the gain of the amplifier at low input frequencies.
Claim 5
Dependent Claim 20 words
An integrator as defined in claim 2 wherein said diode means includes first and second diodes connected back-to-back in parallel.
Claim 6
Dependent Claim 33 words
An integrator as defined in claim 3 wherein said second feedback combination includes a fourth resistor having the same value as said second resistor connected in series with said first and second diodes.

References Cited (Backward Citations)

US3404262A Cited
US3577139A Cited
US3541462A Cited
US3564445A Cited
DE1804389A1 Cited
US3566088A Cited
US3660782A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-08-26 1978-02-25 1978-08-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-08-26 1982-02-25 1982-08-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-08-26 1986-02-25 1986-08-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag