← Back to Patent Explorer
US3829665A Expired / Lapsed US ⏱️ 0.0 years remaining

Binary rate multiplier

Assignee: Colt Industries Operating Corp
•
Filing: 1973-02-23
•
Granted: 1974-08-13
•
Expires: 1993-02-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Continuous and direct multiplication of a frequency and a binary number is achieved through the use of a frequency divider and a digital multiplexer. The frequency divider provides a plurality of different frequency signals proportional to a frequency modulated input signal, the different frequency signals being applied as the address inputs to the multiplexer, and the binary number is delivered as the data input to the multiplexer which functions as a data selector to synthesize an output signal having a frequency which corresponds to the frequency of one or more of the signals provided by the frequency divider.

Inventors

  • 👤 A Pocock
  • 👤 M Cole

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 01:44
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/60; G06F7/68

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 203 words
A binary rate multiplier comprising: a binary counter with serial entry and parallel output; means applying a frequency modulated input signal to said binary counter whereby said counter generates a plurality of output signals at different frequencies; digital multiplexer means, said multiplexer means having an inhibit input and a plurality of address input terminals, said multiplexer means further having a plurality of data input terminals and an output terminal; first conductor means applying said plurality of said output signals at different frequencies from said binary counter to respective of said multiplexer means address input terminals; second conductor means for delivering the frequency modulated input signal to the inhibit input of said multiplexer means; and third conductor means applying an input signal in binary form to data input terminals of said multiplexer means whereby the binary input signal will control the synthesis by said multiplexer means of an output signal having a frequency which is the same as one or a combination of said counter generated signals and which multiplexer means output signal may have a duty cycle differing from that of said one or combination of counter generated signals, the synthesized variable frequency output signal being applied to said multiplexer means output terminal.
Claim 2
Dependent Claim 203 words
A binary rate multiplier comprising: a binary counter with serial entry and parallel output; means applying a frequency modulated input signal to said binary counter whereby said counter generates a plurality of output signals at different frequencies; digital multiplexer means, said multiplexer means having an inhibit input and a plurality of address input terminals, said multiplexer means further having a plurality of data input terminals and an output terminal; first conductor means applying said plurality of said output signals at different frequencies from said binary counter to respective of said multiplexer means address input terminals; second conductor means for delivering the frequency modulated input signal to the inhibit input of said multiplexer means; and third conductor means applying an input signal in binary form to data input terminals of said multiplexer means whereby the binary input signal will control the synthesis by said multiplexer means of an output signal having a frequency which is the same as one or a combination of said counter generated signals and which multiplexer means output signal may have a duty cycle differing from that of said one or combination of counter generated signals, the synthesized variable frequency output signal being applied to said multiplexer means output terminal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-08-12 1978-02-11 1978-08-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-08-12 1982-02-11 1982-08-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-08-12 1986-02-11 1986-08-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag