← Back to Patent Explorer
US3816822A Expired / Lapsed US ⏱️ 0.0 years remaining

Amplitude-space converter, more particularly for dynamic display systems on matrices

Assignee: L'EQUIPEMENT ET LA CONSTRUCTION ELECTRIQUE
•
Filing: 1972-08-23
•
Granted: 1974-06-11
•
Expires: 1992-08-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A remote visual indicator of magnitudes includes an amplitudespace converter comprising at least one comparator having a first input receiving a voltage representing a magnitude, a second input receiving a stepwise varying voltage, and an output delivering, at the particular step-value at which the variable voltage attains the magnitude-representing voltage, a signal which is thus applied selectively to a line of same step-value on a display matrix.

Inventors

  • 👤 R Auchapt

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 07:42
CPC Classifications
G; G09; G09G; G09G3/00; G09G3/20; G09G3/22; G09G3/30; G09G3/32; G01; G01R; G01R13/00; G01R13/04; G06; G06G; G06G7/00; G06G7/04

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 252 words
An amplitude-space converter unit comprising, in combination, at least one comparator having a first input to which is applied a voltage representing the magnitude of a variable, at least one second input receiving a stepwise varying voltage, and an output; a display matrix constituted by electroluminescent diodes arranged in lines having respective step values; said comparator output delivering a signal to a line of said matrix having the same step value as that for which the stepwise varying voltage on said second comparator input becomes at least equal to the magnitude-representing voltage on said first comparator input; a binary/decimal decoder having an output connected to said second comparator input; a decimal/binary encoder having outputs connected to inputs of said decoder, and having an end-of-scan output; a primary latchable storage having inputs connected to the outputs of said encoder and to the inputs of said decoder; a clock connected to the input of said encoder and delivering clock pulses thereto; a secondary latchable storage having inputs connected to corresponding outputs of said primary latchable storage; said primary latchable storage having a triggering input connected to said comparator output; said secondary latchable storage having a triggering input connEcted to said end-of-scan output of said encoder; a secondary binary/decimal decoder having inputs connected to corresponding outputs of said secondary latchable storage; and interface means interposed between said secondary decoder and said display matrix and having inputs connected to corresponding outputs of said secondary decoder and having outputs connected to corresponding lines of said display matrix.
Claim 2
Dependent Claim 252 words
An amplitude-space converter unit comprising, in combination, at least one comparator having a first input to which is applied a voltage representing the magnitude of a variable, at least one second input receiving a stepwise varying voltage, and an output; a display matrix constituted by electroluminescent diodes arranged in lines having respective step values; said comparator output delivering a signal to a line of said matrix having the same step value as that for which the stepwise varying voltage on said second comparator input becomes at least equal to the magnitude-representing voltage on said first comparator input; a binary/decimal decoder having an output connected to said second comparator input; a decimal/binary encoder having outputs connected to inputs of said decoder, and having an end-of-scan output; a primary latchable storage having inputs connected to the outputs of said encoder and to the inputs of said decoder; a clock connected to the input of said encoder and delivering clock pulses thereto; a secondary latchable storage having inputs connected to corresponding outputs of said primary latchable storage; said primary latchable storage having a triggering input connected to said comparator output; said secondary latchable storage having a triggering input connEcted to said end-of-scan output of said encoder; a secondary binary/decimal decoder having inputs connected to corresponding outputs of said secondary latchable storage; and interface means interposed between said secondary decoder and said display matrix and having inputs connected to corresponding outputs of said secondary decoder and having outputs connected to corresponding lines of said display matrix.
Claim 3
Dependent Claim 27 words
A converter unit according to claim 1 including two amplitude-space converters respectively connected to the two families of lines, to wit rows and columns, of said matrix.
Claim 4
Dependent Claim 37 words
A converter unit according to claim 2, in which said two amplitude-space converters are identical, the first comparator inputs independently receiving voltages representing magnitudes of variables, and said matrix permitting visualization of the correlation between said variables.
Claim 5
Dependent Claim 20 words
A converter unit according to claim 3, in which the same clock is used to control the two input encoders.
Claim 6
Dependent Claim 101 words
A converter unit according to claim 1, including a set of dual comparators associated to a dual chain of equal resistors provided in equal numbers in the respective chains, which chains are raised to the same reference voltage, two second inputs of each dual comparator being connected between resistors, mutually offset in rank by one unit, in the respective chains, a first input of each dual comparator being connected to a single conductor to which is applied the voltage representing the magnitude of the variable to be displayed, the output of each comparator being connected to a line on said matrix.
Claim 7
Dependent Claim 146 words
A converter unit according to claim 1, in which, in order to represent the variations of a variable solely as a function of time, said matrix has two families of lines forming rows and columns, with one family of lines being energized by said amplitude-space converter and the other family of lines being energized by a second binary/decimal encoder; said second binary/decimal encoder having an input connected to that output of said first mentioned binary/decimal encoder detecting attainment of the maximum capacity of said first-mentioned binary/decimal encoder; a second binary/decimal decoder having inputs connected directly to the outputs of said second binary/decimal encoder; and second interface means interposed between said second binary/decimal decoder and said display matrix and having inputs connected to corresponding outputs of said second binary/decimal decoder and having output connected to corresponding lines of said other family of lines on said display matrix.

References Cited (Backward Citations)

US2064630A Cited
US2817815A Cited
US2612550A Cited
US2688441A Cited
US3671938A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-06-10 1977-12-10 1978-06-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-06-10 1981-12-10 1982-06-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-06-10 1985-12-10 1986-06-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag