← Back to Patent Explorer
US3815104A Expired / Lapsed US ⏱️ 0.0 years remaining

Information processing system

Assignee: Raytheon Co
•
Filing: 1973-01-18
•
Granted: 1974-06-04
•
Expires: 1993-01-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An information processing system having a plurality of subsystems including a display, a memory, and a manually operable data and control function entry device for interactive text processing by an operator via a keyboard whereby text entered on the display is modifiable under the control of the operator. Each of the sub-systems is interconnected to each of the other subsystems by means of a communications bus which includes a data bus, a special control and indicator bus, an address bus and a timing bus. Digital information indicative of the text to be entered or operated on in the system is available simultaneously to all sub-systems by means of the data bus. The special control and indicator bus transmits signals between sub-systems, which signals are operator generated, or sub-system generated to enable pertinent sub-systems to receive or transmit information relevant to the performance of its function. The address bus provides a means for any sub-system in the system to address any other subsystem in the system or for any sub-system to cause any other sub-system to transmit commands or data to a third sub-system, which events may occur asynchronously with respect to system timing. System timing information is provided to the sub-systems by means of the timing bus which transmits information necessary to divide the system timing into three major time frames which are display time, retrace time, and flyback time. Each time frame is furthere subdivided into time periods (MAC times) which time period corresponds to the time utilized for memory addressing each MAC time is further subdivided into eight time slots (T0T7), with each time slot being generated by eight Delta T time pulses. The MAC time signals generate retrace and flyback signals which are transmitted over the timing bus. The timing bus also transmits a memory clock signal which occurs within a time slot and is gated under the control of the Delta T time pulses as well as a strobe signal which is enabled during each time slot under the control of the Delta T time pulses. Information transmission between sub-systems is time shared on the communications bus in accordance with pre-allocated concurrence of time frame, time period (MAC time), and time slot with display time generally utilized for the transmission of text dependent information and non-display time with transmission of non-text dependent information. The information processing system is an organization of distributed text processing systems with each sub-system performing a small number of specific operations on text, with each particular sub-system being activated whenever it detects, by monitoring the communications bus, a particular sequence of information including the pertinent time frame, time period (MAC time), and time slot necessary to the performance of the function.

Inventors

  • 👤 A Goldman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 13:32
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4217; B; B41; B41B; B41B27/00

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 210 words
In a text processing system which includes a keyboard subsystem through which an operator can enter information into the system, a memory sub-system for storing information, a display sub-system for providing a visual display of information previously entered into the system and a printer sub-system for providing a typed or printed output from the system, and in which each of the sub-system receives signals indicative of text of control functions from other sub-systems in the system and each of the sub-system provides signals indicative of text or control functions to other sub-systems in the system, the improvement comprising: a communications bus; timing means for generating a recurring cycle of timing signals; means for applying the timing signals generated by the timing means to the communications bus, and a plurality of input-output means each associated with a respective one of the sub-systems for connecting the sub-system to the communications bus, each input-output means responsive to the timing signals on the communications bus for connecting its respective sub-system to the communications bus during predetermined portions of the cycle of timing signals, whereby its respective sub-system can receive signals from another of the sub-systems and provide signals to another of the subsystems during the predetermined portions of the cycle of the timing signals.
Claim 2
Dependent Claim 210 words
In a text processing system which includes a keyboard subsystem through which an operator can enter information into the system, a memory sub-system for storing information, a display sub-system for providing a visual display of information previously entered into the system and a printer sub-system for providing a typed or printed output from the system, and in which each of the sub-system receives signals indicative of text of control functions from other sub-systems in the system and each of the sub-system provides signals indicative of text or control functions to other sub-systems in the system, the improvement comprising: a communications bus; timing means for generating a recurring cycle of timing signals; means for applying the timing signals generated by the timing means to the communications bus, and a plurality of input-output means each associated with a respective one of the sub-systems for connecting the sub-system to the communications bus, each input-output means responsive to the timing signals on the communications bus for connecting its respective sub-system to the communications bus during predetermined portions of the cycle of timing signals, whereby its respective sub-system can receive signals from another of the sub-systems and provide signals to another of the subsystems during the predetermined portions of the cycle of the timing signals.
Claim 3
Dependent Claim 66 words
The text processing systems of claim 1 in which the communications bus includes a timing bus section, the means for applying the timing signal to the communications bus comprises means for connecting the signals generated by the timing means to the timing bus, and in which each of the input-output means is connected to the timing bus to receive the timing signals from the timing means.
Claim 4
Dependent Claim 61 words
The text processing system of claim 2 in which the timing means comprises means for generating a recurring cycle of timing pulses and in which each of the input-output means includes means for counting the timing pulses on the timing bus and means responsive to a predetermined count of the timing pulses for connecting its respective sub-system to the communications bus.
Claim 5
Dependent Claim 56 words
The text processing system of claim 1 in which the communications bus includes a data bus section and in which the input-output section of each of the sub-systems which receives or provides signals indicative of text includes means for connecting its respective sub-system to the communications bus during predetermined portions of the cycle of timing signals.
Claim 6
Dependent Claim 63 words
The text processing system of claim 1 in which the communications bus includes a control and indicator bus section and in which the input-output section of each of the sub-systems which receives or provides signals indicative of control and indicator terms includes means for connecting its respective sub-system to the control and indicator bus during predetermined portions of the cycle of timing signals.
Claim 7
Dependent Claim 60 words
The text processing system of claim 1 in which the communications bus includes an address and command bus section and in which the input-output section of each of the sub-systems includes means for connecting signals indicative of address and command instructions between its respective sub-system and the address and command bus at all times during the cycle of timing signals.

References Cited (Backward Citations)

US3297994A Cited
US3375499A Cited
US3483522A Cited
US3659271A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-06-03 1977-12-03 1978-06-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-06-03 1981-12-03 1982-06-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-06-03 1985-12-03 1986-06-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag