Patent US5474547A successfully refreshed from Google Patents.
Patent US2354830A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3814918A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital filter for a digital demodulation receiver

Assignee: Motorola Solutions Inc
•
Filing: 1973-06-28
•
Granted: 1974-06-04
•
Expires: 1993-06-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital filter comprising an up-down counter conditioned by a signal indicative of whether an input periodic oscillation signal is of a frequency representing a binary 1 or a binary 0, to count in one direction to a threshold count for an input 1, and to count in the other direction to a threshold count for an input 0 is disclosed. Additional, a crystal controlled oscillator provides the pulses by which the up-down counter counts in a direction determined by the conditioning signal. The conditioning signal is provided by a storage flip-flop which is conditioned by an indicia signal flip-flop from the digital demodulation receiver.

Inventors

  • 👤 H Nash
  • 👤 M Wiles

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 19:11
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/10; H04L27/14; H04L27/156; H04L27/1563

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 162 words
In a digital demodulation receiver for receiving an input periodic oscillation signal of a first frequency, designated a binary 1, and of a second frequency, designated a binary 0, and for providing indicia signals representative of whether the signals are of the 1 or 0 frequency, a digital filter comprising: a. clock pulse means for producing pulses at a prescribed frequency; b. storage means, receiving the indicia signals, for providing a first output signal substantially continuously in the presence of 1 input signal, and a second output signal substantially continuously in the presence of a 0 input signal; and c. up-down counting means connected to the clock pulse means and to the storage means, for receiving pulses from the clock pulse means as conditioned by the first output signal from the storage means to count in one direction to a first threshold count, and as conditioned by the second storage means to count in the other direction to a second threshold count.
Claim 2
Dependent Claim 162 words
In a digital demodulation receiver for receiving an input periodic oscillation signal of a first frequency, designated a binary 1, and of a second frequency, designated a binary 0, and for providing indicia signals representative of whether the signals are of the 1 or 0 frequency, a digital filter comprising: a. clock pulse means for producing pulses at a prescribed frequency; b. storage means, receiving the indicia signals, for providing a first output signal substantially continuously in the presence of 1 input signal, and a second output signal substantially continuously in the presence of a 0 input signal; and c. up-down counting means connected to the clock pulse means and to the storage means, for receiving pulses from the clock pulse means as conditioned by the first output signal from the storage means to count in one direction to a first threshold count, and as conditioned by the second storage means to count in the other direction to a second threshold count.
Claim 3
Dependent Claim 17 words
The digital filter of claim 1 wherein the clock pulse means further comprise a crystal controlled oscillator.
Claim 4
Dependent Claim 18 words
The digital filter of claim 2 wherein the prescribed frequency is higher thaN the first or second frequency.
Claim 5
Dependent Claim 36 words
The digital filter of claim 2 wherein the storage means further comprise a flip-flop, set by an indicia signal representative of a 0 input signal and reset by an indicia signal representative of a 1 input.
Claim 6
Dependent Claim 18 words
The digital filter of claim 4 wherein the prescribed frequency is higher than the first or second frequency.
Claim 7
Dependent Claim 36 words
The digital filter of claim 1 wherein the storage means further comprise a flip-flop, set by an indicia signal representative of a 0 input signal and reset by an indicia signal representative of a 1 input.
Claim 8
Dependent Claim 18 words
The digital filter of claim 6 wherein the prescribed frequency is higher than the first or second frequency.

References Cited (Backward Citations)

US3656064A Cited
US3660771A Cited
US3719779A Cited
US3674935A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-06-03 1977-12-03 1978-06-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-06-03 1981-12-03 1982-06-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-06-03 1985-12-03 1986-06-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag