← Back to Patent Explorer
US3801913A Expired / Lapsed US ⏱️ 0.0 years remaining

Numerical filter and digital data transmission system including said filter

Assignee: Telecommunications Radioelectriques et Telephoniques SA TRT
•
Filing: 1972-04-06
•
Granted: 1974-04-02
•
Expires: 1992-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a digital filter which can be programmed, and a digital data transmission system employing automatic equalization of the transmission channel, said transmission system being adapted in such a manner that said digital filter can be used for the filter functions of transmitter and receiver.

Inventors

  • 👤 J Daguet
  • 👤 M Bellanger

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 05:43
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4917; H04L25/4923; H04L25/02; H04L25/03; H04L25/03006; H04L25/03012; H04L25/03114; H04L25/03146

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 352 words
A digital filter to the input of which the samples of an analog signal are applied, the spectrum of said analog signal being restricted to a frequency of fm which is half the sampling frequency, the filter comprising: 2n 1 elementary halfband pass filter cells of the same type which are grounded in n cascade-arranged stages, the first stage including 2n 1 cells, the pth stage including 2n p cells, p indicating the number of any stage and varying between 1 and n from the first to the laSt stage, the last stage including one cell the output of which is the output of the filter; means for splitting up the incoming series of samples of frequency 2fm into 2n 1 interlaced series of the frequency 2fm/2n 1 which are separately applied to the cells of the first stage; means inserted between succeeding stages, the pth stage and the (p + 1)th stage, for combining pairwise the 2n p outgoing series of the pth stage in order to constitute 2n (p 1) interlaced series of regularly distributed samples of frequency 2fm/2n (p 1) which are applied to the 2n (p 1 ) cells of the (p + 1 )th stage; means for supplying the cells with clock signals the frequency and the phase of which are in correspondence with the frequency and the phase of the samples applied thereto; means at the input and at the output of each cell for reversing the sign of one out of every two incoming and outgoing samples; means in each cell for inhibiting its filter function; a terminal at each stage for controlling the sign reversal of all cells of the stage and a terminal at each stage for controlling the inhibition of all cells of the stage, the filter passband being variable in width and position in steps having a band width of fm / 2n dependent on the value of the binary number with n bits applied to the n terminals for controlling the reversal and of the binary number with n bits applied to the n ternimals for controlling the inhibition state.
Claim 2
Dependent Claim 352 words
A digital filter to the input of which the samples of an analog signal are applied, the spectrum of said analog signal being restricted to a frequency of fm which is half the sampling frequency, the filter comprising: 2n 1 elementary halfband pass filter cells of the same type which are grounded in n cascade-arranged stages, the first stage including 2n 1 cells, the pth stage including 2n p cells, p indicating the number of any stage and varying between 1 and n from the first to the laSt stage, the last stage including one cell the output of which is the output of the filter; means for splitting up the incoming series of samples of frequency 2fm into 2n 1 interlaced series of the frequency 2fm/2n 1 which are separately applied to the cells of the first stage; means inserted between succeeding stages, the pth stage and the (p + 1)th stage, for combining pairwise the 2n p outgoing series of the pth stage in order to constitute 2n (p 1) interlaced series of regularly distributed samples of frequency 2fm/2n (p 1) which are applied to the 2n (p 1 ) cells of the (p + 1 )th stage; means for supplying the cells with clock signals the frequency and the phase of which are in correspondence with the frequency and the phase of the samples applied thereto; means at the input and at the output of each cell for reversing the sign of one out of every two incoming and outgoing samples; means in each cell for inhibiting its filter function; a terminal at each stage for controlling the sign reversal of all cells of the stage and a terminal at each stage for controlling the inhibition of all cells of the stage, the filter passband being variable in width and position in steps having a band width of fm / 2n dependent on the value of the binary number with n bits applied to the n terminals for controlling the reversal and of the binary number with n bits applied to the n ternimals for controlling the inhibition state.
Claim 3
Dependent Claim 273 words
A numerical filter as claimed in claim 1, characterized in that the elementary cell has two inputs, a even input to which the even samples are applied and a odd input to which the odd samples are applied, said two inputs being connected to two half-bandpass filters of the non-recursive type having the same transfer function, one filter treating the even samples and the other filter treating the odd samples, said two series of filtered samples being regrouped to a single outgoing single series of the cell, each of the 2n 1 series of samples applied to the cells of the first stage being split up into a series of even samples and a series of odd samples which are applied to the even input and the odd input, respectively, of the said cell of the first stage, while the outputs of the two cells of each stage providing the regularly distributed samples are connected to the even input and the odd input, respectively, of a cell of the next stage, the means with which each cell is provided on the one hand for reversing the sign of every second incoming and outgoing sample and on the other hand for inhibiting its filter function consisting of a logical circuit which on the one hand renders it possible to simultaneously reverse the sign of the even samples applied to the even filter and the sign of the odd samples applied to the odd filter, and which on the other hand renders it possible to block the even samples applied to the even filter and to block the odd samples applied to the odd filter.

References Cited (Backward Citations)

US3649922A Cited
US3458815A Cited
US3611143A Cited
US3681701A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-04-01 1977-10-01 1978-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-04-01 1981-10-01 1982-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-04-01 1985-10-01 1986-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag