← Back to Patent Explorer
US3794925A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency-skipping system for a signal-seeking receiver

Assignee: GEN RES ELECTRONICS Inc
•
Filing: 1972-06-27
•
Granted: 1974-02-26
•
Expires: 1992-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency-skipping system is provided for a signal-seeking receiver which automatically tunes the receiver to one of a plurality of predetermined frequencies whenever a signal corresponding to one of the predetermined frequencies is received. A scanning circuit causes the receiver to automatically scan a plurality of predetermined frequencies and tune to a received signal having a frequency corresponding to one of the predetermined frequencies. A switching network is operable to cause the scanning circuit to skip those frequencies which the operator does not want to monitor.

Inventors

  • 👤 K Imazeki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 17:36
CPC Classifications
H; H03; H03J; H03J5/00; H03J5/24; H03J5/246; H03J7/00; H03J7/18

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 300 words
In a signal-seeking receiver which automatically scans a plurality of predetermined radio frequencies and tunes to a received signal having a frequency corresponding to one of said predetermined frequencies, a system for selectively skipping any of said predetermined frequencies, comprising: vAriable tuning means having a local oscillator circuit operable to selectively oscillate at each of a corresponding plurality of local oscillator frequencies, said local oscillator including a corresponding plurality of tuning elements adapted to be operatively connected into said local oscillator individually; clock means for generating a timing signal having a predetermined frequency; sequential switching means responsive to said timing signal for sequentially developing a corresponding plurality of output signals to operatively connect each of said tuning elements into said local oscillator individually and systematically in accordance with the frequency of said timing signal, thereby causing said local oscillator circuit to oscillate sequentially at each of said local oscillator frequencies and at a uniform rate corresponding to said timing signal frequency; signal detecting means responsive to the reception of a signal having a frequency corresponding to one of said predetermined frequencies for developing a control signal; a corresponding plurality of selector switches coupled between said sequential switching means and said local oscillator circuit for enabling selection of those of said predetermined frequencies to be skipped and for developing corresponding skip signals; and a digital logic switching circuit including a NAND gate connected in parallel with the series combination of an inverter and a diode, responsive to said control signal for stopping the generation of said timing signal by said clock means and responsive to said skip signal to override said timing signal and advance said clock means one timing unit so that said sequential means is advanced one step at a faster rate than the frequency of said timing signal.
Claim 2
Dependent Claim 300 words
In a signal-seeking receiver which automatically scans a plurality of predetermined radio frequencies and tunes to a received signal having a frequency corresponding to one of said predetermined frequencies, a system for selectively skipping any of said predetermined frequencies, comprising: vAriable tuning means having a local oscillator circuit operable to selectively oscillate at each of a corresponding plurality of local oscillator frequencies, said local oscillator including a corresponding plurality of tuning elements adapted to be operatively connected into said local oscillator individually; clock means for generating a timing signal having a predetermined frequency; sequential switching means responsive to said timing signal for sequentially developing a corresponding plurality of output signals to operatively connect each of said tuning elements into said local oscillator individually and systematically in accordance with the frequency of said timing signal, thereby causing said local oscillator circuit to oscillate sequentially at each of said local oscillator frequencies and at a uniform rate corresponding to said timing signal frequency; signal detecting means responsive to the reception of a signal having a frequency corresponding to one of said predetermined frequencies for developing a control signal; a corresponding plurality of selector switches coupled between said sequential switching means and said local oscillator circuit for enabling selection of those of said predetermined frequencies to be skipped and for developing corresponding skip signals; and a digital logic switching circuit including a NAND gate connected in parallel with the series combination of an inverter and a diode, responsive to said control signal for stopping the generation of said timing signal by said clock means and responsive to said skip signal to override said timing signal and advance said clock means one timing unit so that said sequential means is advanced one step at a faster rate than the frequency of said timing signal.

References Cited (Backward Citations)

US3665318A Cited
US3714585A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-02-25 1977-08-27 1978-02-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-02-25 1981-08-27 1982-02-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-02-25 1985-08-27 1986-02-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag