← Back to Patent Explorer
US3784915A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for improving the signal-to-noise ratio of a received signal

Assignee: Alcatel CIT SA
•
Filing: 1971-06-16
•
Granted: 1974-01-08
•
Expires: 1991-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Device for improving the signal/noise ratio of a common signal received on three aerials utilizing correlation between the sum and difference values of combinations of the signals from the three aerials to eliminate or substantially suppress the noise received with the common signal.

Inventors

  • 👤 J Oswald
  • 👤 Y Rainsard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 04:11
CPC Classifications
H; H04; H04B; H04B7/00; H04B7/02; H04B7/04; H04B7/08; H04B7/0837; H04B7/0842; H04B7/0848; H04B7/0857; G; G01; G01S; G01S7/00; G01S7/02; G01S7/35; G01S7/352; G01S7/354; G06; G06G; G06G7/00; G06G7/12; G06G7/19; G06G7/1928; G01S7/358

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 323 words
Apparatus for improving the signal-to-noise ratio of a common signal received by three transducers, comprising first circuit means for deriving from said thRee transducers, first, second and third signals differing only in their noise content, first subtractor means for providing an output corresponding to the difference between said first and second signals, second subtractor means for providing an output corresponding to the difference between said second and third signals, first summing means for providing an output corresponding to the sum of said first, second and third signals, third subtractor means for providing an output corresponding to the difference between the outputs of said first and second subtractor means, second summing means for providing an output corresponding to the sum of the outputs of said first and second subtractor means, first phase quadrature circuit means connected to the output of said third subtractor means for shifting the phase thereof, third summing circuit means for summing the outputs of said first phase quadrature circuit means and said second summing circuit means, fourth subtractor means for producing an output corresponding to the difference between the outputs of said first phase quadrature circuit means and said second summing circuit means, second phase quadrature circuit means connected to the output of said third summing means, third phase quadrature circuit means connected to the output of siad fourth subtractor means, first correlator-multiplier means connected to the outputs of said first and third summing means and said second phase quadrature circuit means for correlating and multiplying the output signals thereof, second correlator-multiplier means connected to the outputs of said first summing means, said fourth subtractor means and said third phase quadrature circuit means for correlating and multiplying the output signals thereof, fourth summing means for summing the outputs of said first and second correlator-multiplier means, and fifth subtractor means for providing an output corresponding to the difference between the output of said first summing means and said fourth summing means.
Claim 2
Dependent Claim 323 words
Apparatus for improving the signal-to-noise ratio of a common signal received by three transducers, comprising first circuit means for deriving from said thRee transducers, first, second and third signals differing only in their noise content, first subtractor means for providing an output corresponding to the difference between said first and second signals, second subtractor means for providing an output corresponding to the difference between said second and third signals, first summing means for providing an output corresponding to the sum of said first, second and third signals, third subtractor means for providing an output corresponding to the difference between the outputs of said first and second subtractor means, second summing means for providing an output corresponding to the sum of the outputs of said first and second subtractor means, first phase quadrature circuit means connected to the output of said third subtractor means for shifting the phase thereof, third summing circuit means for summing the outputs of said first phase quadrature circuit means and said second summing circuit means, fourth subtractor means for producing an output corresponding to the difference between the outputs of said first phase quadrature circuit means and said second summing circuit means, second phase quadrature circuit means connected to the output of said third summing means, third phase quadrature circuit means connected to the output of siad fourth subtractor means, first correlator-multiplier means connected to the outputs of said first and third summing means and said second phase quadrature circuit means for correlating and multiplying the output signals thereof, second correlator-multiplier means connected to the outputs of said first summing means, said fourth subtractor means and said third phase quadrature circuit means for correlating and multiplying the output signals thereof, fourth summing means for summing the outputs of said first and second correlator-multiplier means, and fifth subtractor means for providing an output corresponding to the difference between the output of said first summing means and said fourth summing means.
Claim 3
Dependent Claim 30 words
Apparatus as defined in claim 1 wherein a first amplitude regulator is connected between said first subtractor and the inputs of said third subtractor means and said second summing means.
Claim 4
Dependent Claim 30 words
Apparatus as defined in claim 2 wherein a second amplitude regulator is connected between said second subtractor and the inputs of said third subtractor means and said second summing means.
Claim 5
Dependent Claim 31 words
Apparatus as defined in claim 1 wherein each of said correlator multiplier means includes correlation means for generating a signal representative of polarity coincidence of components of the signals applied thereto.

References Cited (Backward Citations)

US3036210A Cited
US3652939A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-01-07 1977-07-09 1978-01-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-01-07 1981-07-09 1982-01-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-01-07 1985-07-09 1986-01-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag