← Back to Patent Explorer
US3778713A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor and diode tester

Assignee: Individual
•
Filing: 1972-04-06
•
Granted: 1973-12-11
•
Expires: 1992-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An illustrative embodiment of the invention includes transistor/diode test apparatus employing an A.C. power source. A metering circuit and the device to be tested are placed across the A.C. power source. Switching means for applying the device terminals to the A.C. power source in various configurations while metering the response of the device to the A.C. power is also provided. The test apparatus may be used for either ''''in circuit'''' or ''''out of circuit'''' component testing.

Inventors

  • 👤 W Jamison

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 19:51
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/26; G01R31/2607; G01R31/2608

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 144 words
Apparatus for testing solid state circuit devices comprising: a. at least three test device input terminals; b. a relatively low voltage AC power source; c. a center zero D.C. voltage minitor having a time constant long enough to be substantially unresponsive to the frequency of said A.C. power source; d. first switching means for selectively alternately coupling single terminal pairs or shorted terminal pairs and a single terminal of the test device in series relationship with said D.C. voltage monitor in parallel relationship across said A.C. power source; and e. second switching means for effectively varying the connection sequence of the input terminals of said test device to said first switching means in such a manner that one position only of said second switching means establishes a known relationship for the connection of the base of a test device to said first switching means.
Claim 2
Dependent Claim 144 words
Apparatus for testing solid state circuit devices comprising: a. at least three test device input terminals; b. a relatively low voltage AC power source; c. a center zero D.C. voltage minitor having a time constant long enough to be substantially unresponsive to the frequency of said A.C. power source; d. first switching means for selectively alternately coupling single terminal pairs or shorted terminal pairs and a single terminal of the test device in series relationship with said D.C. voltage monitor in parallel relationship across said A.C. power source; and e. second switching means for effectively varying the connection sequence of the input terminals of said test device to said first switching means in such a manner that one position only of said second switching means establishes a known relationship for the connection of the base of a test device to said first switching means.
Claim 3
Dependent Claim 53 words
The apparatus of claim 1 and further including: switching means for varying the relative magnitude of the current from said A.C. power source which is applied across said D.C. voltage monitor and said test device terminals, whereby high or low power devices may be tested either in or out of a usage circuit.
Claim 4
Dependent Claim 167 words
Apparatus for testing solid state circuit devices comprising: a. a relatively low voltage A.C. power source; b. at least three test device input terminals; c. a center zero D.C. voltage meter having a time constant long relative to the operating frequency of said A.C. power source; d. first switching means for selectively alternately coupling single terminal pairs or shorted terminal pairs and a single terminal of the test device in series relationship with said D.C. voltage meter across said A.C. power source; e. indicating means on said D.C. voltage meter for qualitatively indicating the polarity of a test device and the base material (of Si or Ge) of the test device; and f. second switching means for effectively varying the connection sequence of the input terminals of said test device to said first switching means in such a manner that one position only of said second switching means establishes a known relationship for the connection of the base of a test device to said first switching means.
Claim 5
Dependent Claim 167 words
Apparatus for testing solid state circuit devices comprising: a. a relatively low voltage A.C. power source; b. at least three test device input terminals; c. a center zero D.C. voltage meter having a time constant long relative to the operating frequency of said A.C. power source; d. first switching means for selectively alternately coupling single terminal pairs or shorted terminal pairs and a single terminal of the test device in series relationship with said D.C. voltage meter across said A.C. power source; e. indicating means on said D.C. voltage meter for qualitatively indicating the polarity of a test device and the base material (of Si or Ge) of the test device; and f. second switching means for effectively varying the connection sequence of the input terminals of said test device to said first switching means in such a manner that one position only of said second switching means establishes a known relationship for the connection of the base of a test device to said first switching means.
Claim 6
Dependent Claim 51 words
The apparatus of claim 3 wherein said first switching means includes first switch means for selectively varying the magnitude of the A.C. current applied to said test device terminals and second switch means for selectively varying the order in which said test device terminals are connected across said A.C. power source.
Claim 7
Dependent Claim 39 words
The apparatus of claim 4 and further including third switch means for effectively varying the sensitivity of said testing apparatus to provide test states for in or out of circuit and high or low power solid state device testing.
Claim 8
Dependent Claim 34 words
The apparatus of claim 5 and further including potentiometer means for adjusting the magnitude of said A.C. voltage to a predetermined relatively low level which is not harmful to a solid state test device.

References Cited (Backward Citations)

US2895106A Cited
US3458814A Cited
US3676767A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-12-10 1977-06-11 1977-12-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-12-10 1981-06-11 1981-12-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-12-10 1985-06-11 1985-12-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag