US3769583A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital indicator with means for suppressing least significant digit dither
Assignee: Honeywell Inc
•
Filing: 1971-03-15
•
Granted: 1973-10-30
•
Expires: 1991-03-15
Abstract
Abstract A digital indicator comprising a counter for providing digital representations of the frequency of an input signal. The input signal is applied to the counter through a gate responsive to a periodically occurring timing pulse. The timing pulse is derived from a second counter that receives fixed frequency clock pulses through a second gate. Synchronizing means, responsive to the input signal, operate the second gate whereby the timing pulse is controlled to occur in timed relation to the input signal.
Inventors
- 👤 R Spencer
- 👤 A Winter
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 13:54
CPC Classifications
G; G01; G01R; G01R23/00; G01R23/02; G01R23/10; H; H03; H03M; H03M1/00; H03M1/12; H03M1/60
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
237 words
An indicator for providing digital representations of the frequency of an input signal comprising counting means for providing said digital representations, timing means for providing a timing pulse of predetermined duration, gating means connected to receive said input signal and said timing pulse for transmitting said input signal to said counting means during said duration of said timing pulse, and synchronizing means connected to receive said input signal for initiating said timing pulse in timed relation to said input signal, wherein said timing means comprises a source of cyclic signal and further counting means coupled through said synchronizing means to receive said cyclic signal for providing said timing pulse in accordance with predetermined counts thereof, wherein said synchronizing means comprises bistable means providing first and second control signals in accordance with the first and second states thereof, respectively, further gating means coupled to receive said cyclic signal and said first control signal for transmitting said cyclic signal to said further counting means in response to said first control signal and additional gating means coupled to receive only said input signal and said second control signal for transmitting said input signal to said bistable means in response to said second control signal for setting said bistable means to said first state, said further counting means providing a signal representative of a predetermined count thereof coupled to said bistable means for resetting said bistable means to said second state.
Claim 2
Dependent Claim
237 words
An indicator for providing digital representations of the frequency of an input signal comprising counting means for providing said digital representations, timing means for providing a timing pulse of predetermined duration, gating means connected to receive said input signal and said timing pulse for transmitting said input signal to said counting means during said duration of said timing pulse, and synchronizing means connected to receive said input signal for initiating said timing pulse in timed relation to said input signal, wherein said timing means comprises a source of cyclic signal and further counting means coupled through said synchronizing means to receive said cyclic signal for providing said timing pulse in accordance with predetermined counts thereof, wherein said synchronizing means comprises bistable means providing first and second control signals in accordance with the first and second states thereof, respectively, further gating means coupled to receive said cyclic signal and said first control signal for transmitting said cyclic signal to said further counting means in response to said first control signal and additional gating means coupled to receive only said input signal and said second control signal for transmitting said input signal to said bistable means in response to said second control signal for setting said bistable means to said first state, said further counting means providing a signal representative of a predetermined count thereof coupled to said bistable means for resetting said bistable means to said second state.
Claim 3
Dependent Claim
68 words
The indicator of claim 1 in which said further counting means comprises a first pulse counter coupled to receive said cyclic signal transmitted through said further gating means for providing first digital count signals in response thereto, and decoding means coupled to receive said first digital count signals for providing said timing pulse and a latch pulse thereafter in response to predetermined counts of said first pulse counter.
Claim 4
Dependent Claim
101 words
The indicator of claim 1 in which said counting means comprises a second pulse counter coupled to receive said input signal transmitted through said gating means for providing second digital count signals in response thereto, buffer storage means coupled to receive said second digital count signals and said latch pulse for storing the instantaneous values of said second digital count signals in response to said latch pulse, and readout means coupled to said buffer storage means for providing said digital representations of said frequency of said input signal in accordance with said stored instantaneous values of said second digital count signals.
Claim 5
Dependent Claim
61 words
The indicator of claim 3 in which said readout means comprises converter means coupled to said buffer storage means for converting said stored second digital count signals to signals representative of decimal digits, and decimal digit indicator means responsive to said decimal digit signals for displaying said decimal digits thereby providing said digital representations of said frequency of said input signal.
Claim 6
Dependent Claim
31 words
The indicator of claim 3 in which said decoding means includes means for providIng a reset pulse after said latch pulse to reset said second pulse counter to a reference state.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-10-29 | 1977-04-30 | 1977-10-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-10-29 | 1981-04-30 | 1981-10-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-10-29 | 1985-04-30 | 1985-10-30 | $7700.00 | Window Closed / Lapsed |