← Back to Patent Explorer
US3764918A Expired / Lapsed US ⏱️ 0.0 years remaining

Telemetering remote recording unit

Assignee: GAMON CALMET IND Inc
•
Filing: 1972-01-24
•
Granted: 1973-10-09
•
Expires: 1992-01-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system is disclosed for reading utility meters over a switched telephone network. In the system, information, including a telephone number is stored on a first punch card and reproduced by a card duplicator on a second initially blank punch card. The information representing the telephone number in addition to being reproduced on the second card, is also entered into a storage register. The number in the storage register is called up by an automatic calling unit and pulsed out onto a switched telephone network. The switched telephone network activates a meter reading circuit at an appropriate location represented by the telephone number. The meter reading circuit generates signals indicative of the meter reading and sends them back over the switched telephone network to be stored in the same storage register where the telephone number was entered. When the complete meter reading signal is in the storage register, the card duplicator is again activated to now receive information from the storage register. This information is then punched onto a still blank area on the second punch card. Details of the storage register and the circuitry at the meter are also disclosed.

Inventors

  • 👤 R Young
  • 👤 R Evans
  • 👤 D Seltzer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 04:05
CPC Classifications
H; H04; H04M; H04M11/00; H04M11/002

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 247 words
In Combination: first and second latch circuits each having an input point, an output point, and a control point; said first and second latch circuits each being responsive to a first signal condition at said respective control points for providing a conductive path from said respective input points to said respective output points and to a second signal condition at said respective control points for providing a non-conductive condition between said respective input points and said respective output points, said first and second latcH circuits being further responsive to said signal condition at said respective control points changing from said first signal condition to said second signal condition for maintaining the signal condition at said respective output points not withstanding further changes in the signal condition at said respective input points until said signal condition at said respective control points revert to said first signal condition; means for connecting said output point of said first latch circuit to said input point of said second latch circuit; and means for successively applying (1) said first signal condition to said control points of said first and second latch circuit during a first time interval, (2) said first signal condition to said control point of said first latch circuit and said second signal condition to said control point of said second latch circuit during a second time interval and (3) said second signal condition to said control points of said first and second latch circuits during a third time interval.
Claim 2
Dependent Claim 247 words
In Combination: first and second latch circuits each having an input point, an output point, and a control point; said first and second latch circuits each being responsive to a first signal condition at said respective control points for providing a conductive path from said respective input points to said respective output points and to a second signal condition at said respective control points for providing a non-conductive condition between said respective input points and said respective output points, said first and second latcH circuits being further responsive to said signal condition at said respective control points changing from said first signal condition to said second signal condition for maintaining the signal condition at said respective output points not withstanding further changes in the signal condition at said respective input points until said signal condition at said respective control points revert to said first signal condition; means for connecting said output point of said first latch circuit to said input point of said second latch circuit; and means for successively applying (1) said first signal condition to said control points of said first and second latch circuit during a first time interval, (2) said first signal condition to said control point of said first latch circuit and said second signal condition to said control point of said second latch circuit during a second time interval and (3) said second signal condition to said control points of said first and second latch circuits during a third time interval.
Claim 3
Dependent Claim 48 words
The combination as defined in claim 1 also including: means for applying a first information signal to said input point of said first latch circuit during said first interval and a second information signal to said input point of said first latch circuit during said second time interval.
Claim 4
Dependent Claim 46 words
The combination as defined in claim 1 in which said successive applying means applies said second signal condition to said control point of said first latch circuit and said first signal condition to said control point of said second latch circuit during a fourth time interval.
Claim 5
Dependent Claim 48 words
The combination as defined in claim 3 also including: means for applying a first information signal to said input point of said first latch circuit during said first interval and a second information signal to said input point of said first latch circuit during said second time interval.
Claim 6
Dependent Claim 77 words
The combination as defined in claim 4 in which said successive applying means includes: a shift register having first and second shift register stages or shifting level signals applied thereto from said first stage to said second stage; means for connecting said first stage of said shift register to said control point of said second latch circuit; and means for connecting said second stage of said shift register to said control point of said first latch circuit.
Claim 7
Dependent Claim 38 words
The combination as defined in claim 5 also including: means for normally applying a first level signal to said shift register, responsive to said information signal applying means for applying a second level signal to said shift register.
Claim 8
Dependent Claim 68 words
The combination as defined in claim 6 also including: a plurality of latch circuits connected in cascade with each other and with said first and second latch circuits, each of said plurality of latch circuits having a control point; and said shift register has one stage for each latch circuit, each of said shift register stages being connected to a control point of one of said latch circuits.
Claim 9
Dependent Claim 90 words
The combination as defined in claim 6 in which said first and second latch circuits have a plurality of input points and a plurality of output points, each of said respective input points being associated with one of said respective output points, said control point controlling the electrical relationship between each pair of input points and output points in a like manner, said combination also including: means for connecting each of said output points of said first latch circuit to one of said input points of said second latch circuit.
Claim 10
Dependent Claim 68 words
The combination as defined in claim 8 also including: a plurality of latch circuits connected in cascade with each other and with said first and second latch circuits, each of said plurality of latch circuits having a control point; and said shift register has one stage for each latch circuit, each of said shift register stages being connected to a control point of one of said latch circuits.

References Cited (Backward Citations)

US3411094A Cited
US3453551A Cited
US3624517A Cited
US3648180A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-10-08 1977-04-09 1977-10-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-10-08 1981-04-09 1981-10-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-10-08 1985-04-09 1985-10-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag