← Back to Patent Explorer
US3763550A Expired / Lapsed US ⏱️ 0.0 years remaining

Geometry for a pnp silicon transistor with overlay contacts

Assignee: Motors Liquidation Co
•
Filing: 1972-04-13
•
Granted: 1973-10-09
•
Expires: 1992-04-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device having an expanded guard ring overlying substantially the entire surface of a region except for at least one island therein. A relatively thin protective coating overlies the guard ring and a relatively thick protective coating overlies the island. A terminal connector contact for a wire-bonded or flip-chip device is formed on the relatively thick island portion of the protective coating, which is more suitable for withstanding bonding pressure. One form of this device includes a PNP transistor having an expanded P+ guard ring overlying a substantial portion of the collector surface noncontiguously closely surrounding the base region of the transistor. Islands of original P-type material having a relatively thick oxide coating thereon are left within the expanded P+ guard ring to support wire-bonding or flip-chip contact pads.

Inventors

  • 👤 J Oakes

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 09:19
CPC Classifications
H; H10; H10D; H10D99/00; H10W; H10W20/00; H10W20/40; H10W20/482; H10W20/484; H10W72/00; H10W72/20; H10W72/90; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236; H10W72/251; H10W72/252; H10W72/29; H10W72/50; H10W72/531; H10W72/5363; H10W72/59; H10W72/931; H10W72/934

Claims Analysis

Total Claims: 1
Claim 1
Independent Claim 265 words
A method for making a face-bonding silicon transistor which comprises: oxidizing a major surface of a silicon wafer of a first conductivity type; removing said oxide from a first preselected area of said surface; diffusing a conductivity determining impurity of a second conductivity type into said first preselected area to form a PN junction; reforming said oxide over said first preselected area and the balance of said surface thereby increasing the oxide thickness on the balance of said surface; removing a portion of said reformed oxide overlying a second preselected area within said first preselected area and substantially the balance of said thicker oxide spaced from said first preselected area thereby defining a third preselected area, while preserving the thicker oxide coating over the PN junction and two discrete island portions spaced outside said PN junction within said third preselected area; diffusing a conductivity determining impurity of said first conductivity type into said second and third preselected areas; reforming said oxide over said second and third preselected areas and the balance of said surface including said islands thereby producing a thick oxide layer over said islands and a thin oxide layer over said second and third preselected areas; opening contact windows through said oxide to said surface within said first and second preselected areas; forming overlay contacts on said surface including terminal contact pads on said thick oxide layer over said islands; forming terminal connector bumps on said contact pads; pressure bonding a solder coated terminal connector lead to each of said bonding pads; and reflowing said solder to enhance bonding to said contact bumps.

References Cited (Backward Citations)

US3547604A Cited
US3373323A Cited
US3491273A Cited
US3518506A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-10-08 1977-04-09 1977-10-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-10-08 1981-04-09 1981-10-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-10-08 1985-04-09 1985-10-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag