US3763466A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Automatic traffic controller with plural input receiver circuit
Assignee: Individual
•
Filing: 1971-04-23
•
Granted: 1973-10-02
•
Expires: 1991-04-23
Abstract
Abstract An automatic controller system for traffic signal lights comprising a receiver circuit for receiving a plurality of control pulses. A clock generator produces pulse signals exhibiting a particular frequency for enabling the various circuits. A sequencer circuit produces a plurality of output signals representative of a time count for the duration of a complete sequence cycle. A decoder-programmer circuit senses the output signals of the sequencer and generates control signals at preselected time intervals during the sequence cycle to cause sequential operation of said traffic signal lights. Synchronization means are further provided to synchronize each controller cycle at a time determined by the decoder-programmer. The sync. time may be made to occur at any time during the sequence cycle.
Inventors
- 👤 G Howard
- 👤 G Guay
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 15:33
CPC Classifications
G; G08; G08G; G08G1/00; G08G1/07
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
217 words
An automatic controller system adapted to control traffic signal lights comprising a receiver circuit having a plurality of input connections which carry control pulses from a remote control station wherein some of the inputs carry synchronization control pulses and others carry a seQuence cycle signal and a flash mode signal to select a particular sequence for said traffic lights and a particular synchronization for the system, a generator connected to a 60 Hz frequency source for generating pulse signals exhibiting a particular traffic signal lights flash frequency and a sequencer triggering frequency, a sequencer circuit comprising a counter adapted to produce a plurality of output signals representative of a count of said generator pulse signals in the duration of a complete sequence cycle of each said traffic lights, means for sensing said plurality of output signals and to generate control signals at preselected time intervals during said sequence cycle to cause sequential operation of said traffic signal lights, synchronization circuit means controlled by said synchronization control pulses and said sequence cycle signal and interconnected with said sequencer circuit for synchronizing said sequence cycle at a predetermined time during said sequence cycle and flash enabling circuit means to enable said traffic signal lights to flash and to disable said counter at a predetermined time during said sequence cycle.
Claim 2
Dependent Claim
217 words
An automatic controller system adapted to control traffic signal lights comprising a receiver circuit having a plurality of input connections which carry control pulses from a remote control station wherein some of the inputs carry synchronization control pulses and others carry a seQuence cycle signal and a flash mode signal to select a particular sequence for said traffic lights and a particular synchronization for the system, a generator connected to a 60 Hz frequency source for generating pulse signals exhibiting a particular traffic signal lights flash frequency and a sequencer triggering frequency, a sequencer circuit comprising a counter adapted to produce a plurality of output signals representative of a count of said generator pulse signals in the duration of a complete sequence cycle of each said traffic lights, means for sensing said plurality of output signals and to generate control signals at preselected time intervals during said sequence cycle to cause sequential operation of said traffic signal lights, synchronization circuit means controlled by said synchronization control pulses and said sequence cycle signal and interconnected with said sequencer circuit for synchronizing said sequence cycle at a predetermined time during said sequence cycle and flash enabling circuit means to enable said traffic signal lights to flash and to disable said counter at a predetermined time during said sequence cycle.
Claim 3
Dependent Claim
52 words
An automatic controller as claimed in claim 1 wherein said receiver circuit comprises a plurality of converter circuits, each said converter circuit being associated with an input connection to said receiver circuit to convert the control pulses on said input connections to binary output signals whereby associated integrated circuits can be activated.
Claim 4
Dependent Claim
45 words
An automatic controller as claimed in claim 1 wherein said generator connected to said 60 Hz frequency source comprises a sine-to-square wave circuit and a divide-by-60 counter, said later counter having a decoded flip-flop counter for producing an output frequency of one pulse per second.
Claim 5
Dependent Claim
44 words
An automatic controller as claimed in claim 1 wherein said counter comprises a binary-up counter having a plurality of flip-flop circuits, said flip-flop circuits each having an output connection, said flip-flop output connections being connected to either a first or second decoder output group.
Claim 6
Dependent Claim
94 words
An automatic controller as claimed in claim 4 wherein said first decoded group is provided with a first grounp of output connections and said second decoded group is provided with a second group of output connections, said second group having twice as many output connections as said first group, each said output connection having a binary signal thereon, said binary signal of said first group of output connections being caused to change at a sequential rate from one output connection to the adjacent one for each generator pulse signal fed to said sequencer circuit.
Claim 7
Dependent Claim
55 words
An automatic controller as claimed in claim 5 wherein said binary signal on the output connections of said second group of output connections is caused to change at a sequential rate from one output connection to the adjacent one each time all of said output connections of said first decoded group have changed binary signals.
Claim 8
Dependent Claim
48 words
An automatic controller as claimed in claim 6 wherein said output connections of said first and second decoded groups are each connected to an inverter circuit, said inverters being connected to a patch board to enable sensing said output connections at discrete time counts of said sequencer circuit.
Claim 9
Dependent Claim
78 words
An automatic controller as claimed in claim 1 wherein said means for sensing is a decoder-programmer circuit having an integrated switching gate circuit representative of a predetermined sequence cycle, said switching gate circuit having inputs connected in a predetermined manner to a plurality of output connections from a first and second decoded group of output connections from a sequencer circuit and arranged to provide a plurality of control output signals at predetermined time intervals during said sequence cycle.
Claim 10
Dependent Claim
63 words
An automatic controller as claimed in claim 8 wherein there is provided two sets of switching gate circuits, each said set being representative of a predetermiNed sequence cycle, said first set being operable when a binary output signal from said receiving means is connected to one of ts switching gates and said second set being operable when said first set is not operated.
Claim 11
Dependent Claim
47 words
An automatic controller as claimed in claim 8 wherein said integrated switching gate circuit includes gating circuits for generating control signals at predetermined time intervals during said predetermined sequence cycle to cause said traffic signal lights and said synchronization means to operate and to reset said counter.
Claim 12
Dependent Claim
82 words
An automatic controller as claimed in claim 10 wherein said control signals to cause said traffic signal lights to operate are connected to a signal control circuit comprising a plurality of switching gate circuits connected to provide a further control signal to cause an associated switch in a power switcher circuit to connect an operating voltage to an associated one of said traffic signal lights, said associated switch connecting said operating voltage only during a predetermined time interval of said sequence cycle.
Claim 13
Dependent Claim
110 words
An automatic controller as claimed in claim 1 wherein said synchronization means is a synchronization circuit having circuit means for receiving and feeding said generator pulse signals to said counter, circuit means for receiving a sync. pulse from said remote control station and from said means for sensing a plurality of output signals whereby said generator pulse signals are disabled from said counter and a time delay counter circuit is enabled for a short time interval during said sequence cycle, said generator pulse signals being reconnected to said counter upon arrival of a sync. pulse from said remote control station or after said time delay counter has completed its count.
Claim 14
Dependent Claim
81 words
An automatic controller as claimed in claim 12 wherein said sync. pulses from said remote control station and said means for sensing are each fed to a sync. enable flip-flop circuit, said sync. enable flip-flop circuit being connected to a sequence clock gate to disable said generator pulse signals to said counter, said sync. enable flip-flop also being connected to a timer enable gate and a timer clock gate to provide the necessary clock signal to enable said time delay counter.
Claim 15
Dependent Claim
46 words
An automatic controller as claimed in claim 13 wherein every generator pulse signal from said sequence clock gate fed to said counter will reset said time delay circuit until a further sync. pulse from said means for sensing is fed to said sync. enable flip-flop circuit.
References Cited (Backward Citations)
US3305828A
Cited
US3376546A
Cited
US3482208A
Cited
US3525980A
Cited
US3544911A
Cited
US3654598A
Cited
US3731271A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-10-01 | 1977-04-02 | 1977-10-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-10-01 | 1981-04-02 | 1981-10-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-10-01 | 1985-04-02 | 1985-10-02 | $7700.00 | Window Closed / Lapsed |