← Back to Patent Explorer
US3748581A Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-mode detector circuit

Assignee: Zenith Electronics LLC
•
Filing: 1971-12-13
•
Granted: 1973-07-24
•
Expires: 1991-12-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multi-band wave-signal receiver incorporates a novel detector circuit for demodulating AM, FM and NBFM signals at two widely divergent IF frequencies. The detector employs a novel splitwinding resonant input circuit which allows FM signals at 10.7 MHz and NBFM signals at 455 kHz to be alternately demodulated by a single ratio detector without bandswitching the input circuit. Provision is made for disconnecting the ratio detector filter capacitor to permit detection of 455 kHz AM signals, and for generating appropriate AGC signals in all three operating modes.

Inventors

  • 👤 J Yello

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 21:08
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/3052; H03D; H03D5/00

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 186 words
In a wave-signal receiver of the type having an intermediatefrequency amplifying channel alternately operable for translating a wide band FM signal at a first predetermined frequency and a narrow band FM signal at a second different predetermined frequency; a ratio detector circuit comprising: a first interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said first predetermined frequency, said first interstage transformer having a pair of tuned secondary windings resonant at said first predetermined frequency and a first tertiary winding; a second interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said second predetermined frequency, said second interstage transformer having a tuned secondary winding resonant at said second predetermined frequency and a second tertiary winding coupled to said first tertiary winding; means for coupling said secondary winding of said second interstage transformer between said pair of secondary windings of said first interstage transformer; and means coupled across said pair of secondary windings of said first interstage transformer for demodulating said wide band and narrow band FM signals from said intermediate-frequency amplifying channel.
Claim 2
Dependent Claim 186 words
In a wave-signal receiver of the type having an intermediatefrequency amplifying channel alternately operable for translating a wide band FM signal at a first predetermined frequency and a narrow band FM signal at a second different predetermined frequency; a ratio detector circuit comprising: a first interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said first predetermined frequency, said first interstage transformer having a pair of tuned secondary windings resonant at said first predetermined frequency and a first tertiary winding; a second interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said second predetermined frequency, said second interstage transformer having a tuned secondary winding resonant at said second predetermined frequency and a second tertiary winding coupled to said first tertiary winding; means for coupling said secondary winding of said second interstage transformer between said pair of secondary windings of said first interstage transformer; and means coupled across said pair of secondary windings of said first interstage transformer for demodulating said wide band and narrow band FM signals from said intermediate-frequency amplifying channel.
Claim 3
Dependent Claim 24 words
A detector circuit as described in claim 1, wherein said coupling means connects said secondary winding of said second interstage transformer in series with
Claim 4
Dependent Claim 100 words
A detector circuit as described in claim 2, wherein said pair of secondary windings of said first interstage transformer is tuned to resonance at said first predetermined frequency by means comprising a first capacitor coupled across the outside terminals of said pair of windings and said secondary winding of said second interstage transformer is tuned to resonance at said second predetermined frequency by means comprising a second capacitor coupled across its end terminals and wherein said first capacitor presents a substantial impedance at said second predetermined frequency and said second capacitor presents a negligible impedance at said first predetermined frequency.
Claim 5
Dependent Claim 36 words
A detector circuit as described in claim 1, wherein said first predetermined frequency is substantIally 10.7 MHz and said second predetermined frequency is substantially 455 KHz to minimize interaction between said first and second interstage transformers.
Claim 6
Dependent Claim 55 words
A detection circuit as described in claim 1, wherein said tertiary windings are connected in series, one end of the series combination being connected to a point intermediate the ends of the secondary winding of said second interstage transformer and the other end of the series combination being connected to an audio frequency output terminal.
Claim 7
Dependent Claim 236 words
In a wave-signal receiver of the type having an intermediate-frequency amplifying channel alternately operable at first and second different predetermined frequencies, said first frequency being substantially higher than said second frequency, a detector circuit comprising: a first interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said first predetermined frequency, said transformer having a pair of tuned secondary windings resonant at said first predetermined frequency and a first tertiary winding; a second interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said second predetermined frequency, said transformer having a center-tapped tuned secondary winding resonant at said second predetermined frequency, and a second tertiary winding connected in series with said first tertiary winding; means for coupling said secondary winding of said second interstage transformer in series with and between said pair of secondary windings of said first interstage transformer; means connecting the free end of said first tertiary winding to said center-tap of said secondary winding, and the free end of said second tertiary winding to an audio frequency output terminal; and means comprising a ratio detector circuit having first and second detector diodes coupled across respective ones of the outside terminals of said pair of tuned secondary windings for demodulating frequency-modulated signals at said first and second predetermined frequencies from said intermediate-frequency amplifying channel and developing audio signals at said output terminal.
Claim 8
Dependent Claim 236 words
In a wave-signal receiver of the type having an intermediate-frequency amplifying channel alternately operable at first and second different predetermined frequencies, said first frequency being substantially higher than said second frequency, a detector circuit comprising: a first interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said first predetermined frequency, said transformer having a pair of tuned secondary windings resonant at said first predetermined frequency and a first tertiary winding; a second interstage transformer coupled to said channel for translating output signals from said intermediate-frequency amplifying channel at said second predetermined frequency, said transformer having a center-tapped tuned secondary winding resonant at said second predetermined frequency, and a second tertiary winding connected in series with said first tertiary winding; means for coupling said secondary winding of said second interstage transformer in series with and between said pair of secondary windings of said first interstage transformer; means connecting the free end of said first tertiary winding to said center-tap of said secondary winding, and the free end of said second tertiary winding to an audio frequency output terminal; and means comprising a ratio detector circuit having first and second detector diodes coupled across respective ones of the outside terminals of said pair of tuned secondary windings for demodulating frequency-modulated signals at said first and second predetermined frequencies from said intermediate-frequency amplifying channel and developing audio signals at said output terminal.
Claim 9
Dependent Claim 62 words
A detector circuit as described in claim 6, wherein said ratio detector has a filter capacitor coupled across a pair of diode load resistors, the voltage thereon being related to the amplitude of said frequency-modulated signals, and wherein AGC-amplifying means are further provided for applying said filter capacitor voltage to said amplifying channel to main-tain the level of said frequency-modulated signals constant.
Claim 10
Dependent Claim 59 words
A detector circuit as described in claim 7, wherein switch means are further provided for disconnecting said filter capacitor to enable one of said diodes to detect an amplitude modulated signal at one of said predetermined frequencies, and the other of said diodes to peak-rectify said signal to develop an AGC voltage for application to said AGC amplifying means.
Claim 11
Dependent Claim 52 words
A detection circuit as described in claim 4, wherein said ratio detector includes a pair of oppositely poled diodes and a filter capacitor coupled across said diodes; and switch means for disconnecting one terminal of said filter capacitor to enable detection of 455 KHz amplitude modulated signals by one of said diodes.

References Cited (Backward Citations)

US2354959A Cited
US2937274A Cited
US3201695A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-07-23 1977-01-22 1977-07-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-07-23 1981-01-22 1981-07-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-07-23 1985-01-22 1985-07-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag