US3746883A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Charge transfer circuits
Assignee: RCA Corp
•
Filing: 1971-10-04
•
Granted: 1973-07-17
•
Expires: 1991-10-04
Abstract
Abstract A video processing circuit operates on a serrated video signal to provide a serration-free output video signal. A configuration employs a summing circuit coupled to a charge transfer circuit which transfer circuit propagates a charge according to the timing of applied clock signals. The summing circuit provides a video signal relatively free of interfering clock transitions.
Inventors
- 👤 M Kovac
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 22:54
CPC Classifications
H; H04; H04N; H04N25/00; H04N25/70; H04N25/71; H04N25/60; H10; H10D; H10D44/00; H10D44/40; H10D44/45; H10D44/452; H10D44/454
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
270 words
A charge transfer system comprising, in combination: a plural stage charge transfer register comprising charge transfer elements arranged in groups of N such elements per stage, each charge transfer element coupled to the immediately following such element, and each stage for storing an information signal, where N is an integer greater than 1; N connections for an N phase power supply, connected to the N elements of each stage, respectively, each phase signal for causing the information present in an element to shift to the next adjacent element, whereby in response to one period of said N phases, information stored as charge signal in an element of one stage is shifted out of that stage and to the corresponding element of the next adjacent stage; and a circuit for producing an output signal substantially free of serrations due to said N phase signals comprising solely a single N input circuit, each input coupled to a different element of a register stage at the end portion of said register, said circuit for sensing the charge shifted into each element of that stage by each of said N phase signals, and for producing an output voltage indicative of the value of the charge sensed at each input for the interval that charge signal remains present at that input, whereby said circuit produces an output which remains substantially constant and proportional to the charge signal shifted from element to element of a stage during one entire period of said N phase voltages and which can change to new values proportional to succeeding charge signals during succeeding periods, respectively, of said N phase voltages.
Claim 2
Dependent Claim
270 words
A charge transfer system comprising, in combination: a plural stage charge transfer register comprising charge transfer elements arranged in groups of N such elements per stage, each charge transfer element coupled to the immediately following such element, and each stage for storing an information signal, where N is an integer greater than 1; N connections for an N phase power supply, connected to the N elements of each stage, respectively, each phase signal for causing the information present in an element to shift to the next adjacent element, whereby in response to one period of said N phases, information stored as charge signal in an element of one stage is shifted out of that stage and to the corresponding element of the next adjacent stage; and a circuit for producing an output signal substantially free of serrations due to said N phase signals comprising solely a single N input circuit, each input coupled to a different element of a register stage at the end portion of said register, said circuit for sensing the charge shifted into each element of that stage by each of said N phase signals, and for producing an output voltage indicative of the value of the charge sensed at each input for the interval that charge signal remains present at that input, whereby said circuit produces an output which remains substantially constant and proportional to the charge signal shifted from element to element of a stage during one entire period of said N phase voltages and which can change to new values proportional to succeeding charge signals during succeeding periods, respectively, of said N phase voltages.
Claim 3
Dependent Claim
59 words
A circuit as set forth in claim 1 wherein said charge transfer register comprises a surface charge circuit, that is, a circuit which includes a semiconductor substrate and in which each charge transfer element is insulated from and coupled to said substrate and is capable of storing a charge signal at the surface of the substrate beneath that element.
Claim 4
Dependent Claim
113 words
A circuit as set forth in claim 2 wherein said circuit for producing an output signal comprises N metal oxide semiconductor transistors, each having a source electrode, a Drain electrode, a conduction path between said electrodes, and a gate electrode, each connected at its gate electrode to a different element of a register stage, said conduction paths being connected in parallel, a load connected between one end of said said conduction paths and a first operating voltage point, a connection from the other end of said conduction paths to a second operating voltage point, and an output terminal at which said output signal appears located at said one end of said conduction paths.
Claim 5
Dependent Claim
17 words
A circuit as set forth in claim 3 wherein said charge transfer register of the bucket-brigade type.
References Cited (Backward Citations)
US2991374A
Cited
US3234371A
Cited
US3402355A
Cited
US3427445A
Cited
US3474260A
Cited
US3621283A
Cited
US3638047A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-07-16 | 1977-01-15 | 1977-07-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-07-16 | 1981-01-15 | 1981-07-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-07-16 | 1985-01-15 | 1985-07-17 | $7700.00 | Window Closed / Lapsed |