← Back to Patent Explorer
US3743957A Expired / Lapsed US ⏱️ 0.0 years remaining

Noninductive equalizing network

Assignee: Wandel and Golterman GmbH and Co
•
Filing: 1971-12-03
•
Granted: 1973-07-03
•
Expires: 1991-12-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An equalizing network for correcting phase and amplitude distortions comprises three cascaded operational-amplifier stages, all with grounded noninverting inputs, the first two of them having capacitive feedback to operate as inverting integrators while the third one has a resistive feed-back to function as a summing inverter. The first stage receives on its inverting input, by way of identical resistors, the input voltage and the output voltage of the network and feeds the inverting input of the second stage through an adjustable resistor serving for selection of the frequency of maximum or minimum attenuation. The last-mentioned input also receives the input voltage and the inverted output voltage through respective branches of a potentiometer, serving for adjustment of the attenuation, whose slider is in series with a further adjustable resistor controlling the phase delay. The connection between the potentiometer extremities and the network terminals may include a reversing switch to change the sign of the attenuation.

Inventors

  • 👤 K Feistel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 23:03
CPC Classifications
H; H04; H04B; H04B3/00; H04B3/02; H04B3/04; H04B3/14; H04B3/141; H03; H03H; H03H11/00; H03H11/02; H03H11/04; H03H11/12; H03H11/1217; H03H11/1252

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 249 words
An equalizing network comprising: an input terminal, an output terminal and a common terminal; a first, a second and a third operational amplifier connected in cascade between said input and output terminals, said first and second amplifiers being connected as integrators, said third amplifier being connected as a summer, each of said amplifiers having an output circuit, a live input lead and another input lead connected to said common terminal; a first resistor inserted between said input terminal and the live input lead of said first amplifier; a second resistor inserted between said output terminal and the live input lead of said first amplifier; a third resistor inserted between the output circuit of said second amplifier and the live input lead of said third amplifier; a fourth resistor inserted between said input terminal and the live input lead of said third amplifier, the output circuit of the latter being connected to said output terminal; a fifth resistor inserted between the output circuit of said first amplifier and the live input lead of said second amplifier; a noninverting first resistance path extending from said input terminal to the live input lead of said second amplifier; a polarity-inverting second resistance path extending from said output terminal to the live input lead of said second amplifier, said resistance paths being provided with control means for jointly varying the magnitudes of their respective resistances while holding the sum of said magnitudes constant; and an adjustable sixth resistor common to both said resistance paths.
Claim 2
Dependent Claim 249 words
An equalizing network comprising: an input terminal, an output terminal and a common terminal; a first, a second and a third operational amplifier connected in cascade between said input and output terminals, said first and second amplifiers being connected as integrators, said third amplifier being connected as a summer, each of said amplifiers having an output circuit, a live input lead and another input lead connected to said common terminal; a first resistor inserted between said input terminal and the live input lead of said first amplifier; a second resistor inserted between said output terminal and the live input lead of said first amplifier; a third resistor inserted between the output circuit of said second amplifier and the live input lead of said third amplifier; a fourth resistor inserted between said input terminal and the live input lead of said third amplifier, the output circuit of the latter being connected to said output terminal; a fifth resistor inserted between the output circuit of said first amplifier and the live input lead of said second amplifier; a noninverting first resistance path extending from said input terminal to the live input lead of said second amplifier; a polarity-inverting second resistance path extending from said output terminal to the live input lead of said second amplifier, said resistance paths being provided with control means for jointly varying the magnitudes of their respective resistances while holding the sum of said magnitudes constant; and an adjustable sixth resistor common to both said resistance paths.
Claim 3
Dependent Claim 21 words
A network as defined in claim 1 wherein said amplifiers all have inverting inputs connected to said live input leads thereof.
Claim 4
Dependent Claim 18 words
A network as defined in claim 2 wherein said first and second resistors are of the same magnitude.
Claim 5
Dependent Claim 25 words
A network as defined in claim 3 wherein said thiRd amplifier is provided with a feedback resistor of the same magnitude as said fourth resistor.
Claim 6
Dependent Claim 35 words
A network as defined in claim 2 wherein said second resistance path includes an inverting fourth operational amplifier in series with said sixth resistor and provided with an inverting input connected to said output terminal.
Claim 7
Dependent Claim 28 words
A network as defined in claim 5 wherein said control means comprises a potentiometer with first and second branches respectively included in said first and second resistance paths.
Claim 8
Dependent Claim 24 words
A network as defined in claim 6 wherein said fourth amplifier is inserted between said output terminal and the second branch of said potentiometer.
Claim 9
Dependent Claim 27 words
A network as defined in claim 7 wherein said potentiometer has a slider connected through said sixth resistor to the live input lead of said second amplifier.
Claim 10
Dependent Claim 47 words
A network as defined in claim 6 wherein said potentiometer has a slider connected to the inverting input of said fourth amplifier, said second branch being connected to said output terminal, further comprising an inverting fifth operational amplifier inserted between said input terminal and said first branch.
Claim 11
Dependent Claim 30 words
A network as defined in claim 6, further comprising a reversing switch connected to said potentiometer for interchanging the connection of said branches in said first and second resistance paths.

References Cited (Backward Citations)

US3636466A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-07-02 1977-01-01 1977-07-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-07-02 1981-01-01 1981-07-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-07-02 1985-01-01 1985-07-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag