← Back to Patent Explorer
US3737704A Expired / Lapsed US ⏱️ 0.0 years remaining

Scannable light emitting diode array and method

Assignee: Motorola Solutions Inc
•
Filing: 1971-10-27
•
Granted: 1973-06-05
•
Expires: 1991-10-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is disclosed a monolithic light display comprising a matrix of light emitting diodes in an integral structure which is scannable to produce an alpha numeric character display. Groups of the light emitting diodes are electrically isolated from other groups of diodes by a supporting carrier and an isolation channel with the cathode of the diodes connected in a series of groups by address or row lines and anodes connected in an orthagonal plurality of groups by bit or column lines. A conductive bus in the isolation channel forms the connection for either the row or column lines. A strobing format logic address system is provided for lighting the individual diodes to emission for producing an alpha numeric character. There is also disclosed a method of manufacturing the foregoing which comprises placing an epitaxial layer of a first conductivity type semiconductor material upon a substrate of semiconductor material having an intrinsic or semi insulating conductivity. Then channels are etched through the epitaxial layer to the semi insulating semiconductor substrate, thereby forming the epitaxial material into a plurality of parallel ribs or ridges. After coating the entire surface of the channels and the ridges with a dielectric layer, a conductive material is deposited over the substrate to fill the channels with the conductive material which may be either a metal or polycrystalline silicon doped to have sufficient conductivity. The surface of the substrate is then lapped to remove the conductive material and the dielectric material from the ridges to expose the first semiconductor material, and following diffusion of a dopant to convert the first semiconductor material to a second conductivity type material thereby forming a PN junction in each of the ridges in spaced locations therealong, suitable metallization is placed on the substrate to connect the first conductivity material to the conductive material in the channels to form column lines and metallization is placed on top a dielectric layer to connect the other conductivity material in a plurality of row lines.

Inventors

  • 👤 L Grenon
  • 👤 M Coleman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 21:05
CPC Classifications
H; H10; H10H; H10H29/00; H10H29/10; H10H29/14; H10H29/142; H10D; H10D99/00

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 32 words
A monolithic light display as recited in claim 1 wherein said light emitting diodes are of a material selected from the group consisting of gallium arsenide, gallium phosphide, and gallium arsenide phosphide.
Claim 2
Dependent Claim 22 words
A monolithic light display as recited in claim 1 wherein a portion of said aforementioned conductive means is within said isolation channel.
Claim 3
Dependent Claim 22 words
A monolithic light display as recited in claim 3 wherein said conductive means in said isolation channel is of doped polycrystalline silicon.
Claim 4
Dependent Claim 15 words
A monolithic light display as recited in claim 1 wherein said substrate is semi insulating.
Claim 5
Dependent Claim 15 words
A monolithic light display as recited in claim 1 wherein said substrate is P-conductivity semiconductor.

References Cited (Backward Citations)

US3270235A Cited
US3341857A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-06-04 1976-12-04 1977-06-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-06-04 1980-12-04 1981-06-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-06-04 1984-12-04 1985-06-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag