← Back to Patent Explorer
US3733587A Expired / Lapsed US ⏱️ 0.0 years remaining

Universal buffer interface for computer controlled test systems

Assignee: Westinghouse Electric Corp
•
Filing: 1971-05-10
•
Granted: 1973-05-15
•
Expires: 1991-05-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A testing system wherein a digital computer controls programmable testing devices which supply signals to, and receive signals from, a unit under test. Buffer interface equipment is connected to three input/output channels of the computer and includes a plurality of storage registers connected to the various programmable test devices. Information to be supplied to the test devices is received via one input/output channel and placed into storage. Test results are also placed into storage and transmitted back to the computer for analysis via a second channel. The third channel contains address information for selecting which storage registers receive or transmit the digital signals.

Inventors

  • 👤 R Lloyd
  • 👤 E Arle
  • 👤 T Keller
  • 👤 R Martinez

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 18:13
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/56; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31712; G01R31/31713; G01R31/3181; G01R31/319; G01R31/31903; G01R31/31908

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 182 words
Apparatus for performing digital computer controlled test operations utilizing programmable test devices, a buffer interface, said buffer interface comprising: a. first, second and third connections fOr digital signal communication with respective input/output channels of said computer; b. a first section having a first plurality of storage registers for receiving information from said computer via said first connection and for transmitting said information to a predetermined ones of said test devices; c. a second section having a second plurality of storage registers for receiving test operation results from predetermined ones of said test devices and for transmitting said results back to said computer via third connections; and d. a decode network for receiving address information from said computer via said second connection and operable in response thereto to provide address signals to said first and second sections, i. for selectively addressing one of said first plurality of storage registers to enable it to accept said information from said computer, and ii. for selectively addressing one of said second plurality of storage registers to enable it to transmit said results back to said computer.
Claim 2
Dependent Claim 182 words
Apparatus for performing digital computer controlled test operations utilizing programmable test devices, a buffer interface, said buffer interface comprising: a. first, second and third connections fOr digital signal communication with respective input/output channels of said computer; b. a first section having a first plurality of storage registers for receiving information from said computer via said first connection and for transmitting said information to a predetermined ones of said test devices; c. a second section having a second plurality of storage registers for receiving test operation results from predetermined ones of said test devices and for transmitting said results back to said computer via third connections; and d. a decode network for receiving address information from said computer via said second connection and operable in response thereto to provide address signals to said first and second sections, i. for selectively addressing one of said first plurality of storage registers to enable it to accept said information from said computer, and ii. for selectively addressing one of said second plurality of storage registers to enable it to transmit said results back to said computer.
Claim 3
Dependent Claim 69 words
Apparatus according to claim 1 which includes: a. line receiver means connected in circuit between said first connection and said first section and said second connection and said decode network for amplifying and shaping said digital signals transmitted by said computer; and b. line driver means connected in circuit between said third connection and said second section for amplifying and shaping the digital signals transmitted back to said computer.
Claim 4
Dependent Claim 74 words
Apparatus according to claim 1 wherein said decode network includes: a. a temporary storage for receiving a computer designated storage register address; b. an address decode section operatively connected to said temporary storage for providing a unique address signal to enable one of said storage registers in said first or second plurality and c. means for providing an enabling signal (t) to all said storage registers during the provision of said unique address signal.
Claim 5
Dependent Claim 36 words
Apparatus according to claim 1 wherein said buffer interface is part of a test station and said decode network includes: a. station decode means for decoding a computer generated station address for enabling said buffer interface.
Claim 6
Dependent Claim 153 words
A computer controlled testing system comprising: a. buffer interface means for digital signal transfer relationship with said computer; b. a plurality of digitally programmable test stimulus and test measurement devices; c. means for connecting said devices with a unit to be tested; d. said buffer interface means including a first plurality of storage registers for receiving information from said computer, said storage registers being selectively connected with said devices for programming said devices in accordance with said information; e. said buffer interface means including a second plurality of storage registers selectively connected with said measurement devices for receiving the results of test operations and transmitting said results back to said computer; f. said buffer interface means including addressing means responsive to a computer designated address for selectively enabling one of said first plurality of storage registers to receive said information or one of said second plurality of storage registers to transmit said results.
Claim 7
Dependent Claim 153 words
A computer controlled testing system comprising: a. buffer interface means for digital signal transfer relationship with said computer; b. a plurality of digitally programmable test stimulus and test measurement devices; c. means for connecting said devices with a unit to be tested; d. said buffer interface means including a first plurality of storage registers for receiving information from said computer, said storage registers being selectively connected with said devices for programming said devices in accordance with said information; e. said buffer interface means including a second plurality of storage registers selectively connected with said measurement devices for receiving the results of test operations and transmitting said results back to said computer; f. said buffer interface means including addressing means responsive to a computer designated address for selectively enabling one of said first plurality of storage registers to receive said information or one of said second plurality of storage registers to transmit said results.
Claim 8
Dependent Claim 46 words
Apparatus according to claim 5 wherein said connecting means includes: a. an interface section for making electrical contact with a unit under test; and b. a switching matrix operatively connected with said devices for establishing predetermined conductive paths between said devices and said unit under test.
Claim 9
Dependent Claim 41 words
Apparatus according to claim 6 which additionally includes: a. means directly connecting at least one of said first plurality of storage registers and at least one of said second plurality of storage registers with the interface section of said connecting means.

References Cited (Backward Citations)

US3311890A Cited
US3405258A Cited
US3518413A Cited
US3585599A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-05-14 1976-11-13 1977-05-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-05-14 1980-11-13 1981-05-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-05-14 1984-11-13 1985-05-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag