← Back to Patent Explorer
US3729733A Expired / Lapsed US ⏱️ 0.0 years remaining

Analogue to digital converters

Assignee: Gemalto Terminals Ltd
•
Filing: 1971-11-23
•
Granted: 1973-04-24
•
Expires: 1991-11-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In an integrating analogue-to-digital converter, particularly a digital voltmeter, the input voltage is applied to an integrator for a sampling period equal to one period of the local line frequency (e.g., 50 Hz or 60 Hz). The integrator has a transfer function of the form 1/pT for a fixed period S just less than the minimum possible duration of the sampling period, and of the form 1/(1+pT) for the remainder dS of the sampling period. Thus D.C. voltages are integrated for a known fixed period, while normal mode interference at the local line frequency is integrated out.

Inventors

  • 👤 H Dorey

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:50
CPC Classifications
H; H03; H03M; H03M1/00; G; G01; G01R; G01R19/00; G01R19/25; G01R19/255; G06; G06G; G06G7/00; G06G7/12; G06G7/18; G06G7/184; G06G7/186; G06G7/1865; H03M1/12; H03M1/124

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 242 words
An analogue to digital converter for converting to digital form an analogue input signal which input signal may be subject to a normal mode interfering signal of period P, the converter comprising integrating means having an input and an output, timing means for applying the input signal to the input of the integrating means for a sampling interval S + dS to cause the output level of the integrating means to deviate from a datum level, a source of a reference signal, a source of clock pulses, a pulse counter, means for applying the reference signal to the input of the integrating means in such a manner as to cause the integrating means output to return to the datum level during a digitizing interval and for simultaneously causing the pulse counter to count clock pulses, and means responsive to the return to the integrating means output level to the datum level for terminating the digitizing interval, the integrating means having first and second selectable transfer functions of the form 1/pT1 and 1/(1 + pI2) respectively, wherein T1 and T2 are preselected time constants and p is the differential operator d/dt, and control means for selectively causing the integrating means to have a transfer function of the first form during the digitizing interval and during a predetermined period S from the start of each sampling interval, and a transfer function of the second form during the remaining period dS of the sampling interval.
Claim 2
Dependent Claim 242 words
An analogue to digital converter for converting to digital form an analogue input signal which input signal may be subject to a normal mode interfering signal of period P, the converter comprising integrating means having an input and an output, timing means for applying the input signal to the input of the integrating means for a sampling interval S + dS to cause the output level of the integrating means to deviate from a datum level, a source of a reference signal, a source of clock pulses, a pulse counter, means for applying the reference signal to the input of the integrating means in such a manner as to cause the integrating means output to return to the datum level during a digitizing interval and for simultaneously causing the pulse counter to count clock pulses, and means responsive to the return to the integrating means output level to the datum level for terminating the digitizing interval, the integrating means having first and second selectable transfer functions of the form 1/pT1 and 1/(1 + pI2) respectively, wherein T1 and T2 are preselected time constants and p is the differential operator d/dt, and control means for selectively causing the integrating means to have a transfer function of the first form during the digitizing interval and during a predetermined period S from the start of each sampling interval, and a transfer function of the second form during the remaining period dS of the sampling interval.
Claim 3
Dependent Claim 40 words
A converter according to claim 1, wherein the timing means includes means responsIve to the interfering signal of period P for causing the sampling interval S + dS to be substantially equal to an integral number N of periods P.
Claim 4
Dependent Claim 12 words
A converter according to claim 2, where N is equal to unity.
Claim 5
Dependent Claim 23 words
A converter according to claim 1, wherein the time constant T2 of the second transfer function is substantially equal to the period S.
Claim 6
Dependent Claim 24 words
A converter according to claim 2, wherein the timing means further includes means for inhibiting the counting of clock pulses during the period dS.
Claim 7
Dependent Claim 90 words
A converter according to claim 1, wherein the integrating means includes a circuit comprising a capacitor, and a series circuit of a resistor and switch means coupled in parallel with the capacitor, the switch means having first and second operative states wherein it is substantially open-circuit and substantially short-circuit respectively, the control means being operably coupled to the switch means for causing the integrating means to have transfer functions of the first and second forms when the switch means is in one and the other of its operative states respectively.
Claim 8
Dependent Claim 64 words
A converter according to claim 6, wherein the control means includes means for causing clock pulses to be counted by the counter during the sampling interval and means coupled to the counter to operate the switch means and thereby cause the integrating means to have a transfer function of the second form when the count reaches a predetermined value representative of the period S.

References Cited (Backward Citations)

US3439271A Cited
GB1153201A Cited
US3566265A Cited
US3569957A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-04-23 1976-10-23 1977-04-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-04-23 1980-10-23 1981-04-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-04-23 1984-10-23 1985-04-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag