← Back to Patent Explorer
US3727192A Expired / Lapsed US ⏱️ 0.0 years remaining

A central processing system having preloader and data handling units external to the processor control unit

Assignee: U S Holding Co Inc
•
Filing: 1971-04-30
•
Granted: 1973-04-10
•
Expires: 1991-04-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A central processor unit (CPU) is used as a control element in an automatic telephone system. Certain other elements of the telephone system and peripheral devices thereof assigned various priority levels call for the services of the central processor unit by interrupting the central processor unit via an interrupt unit (IU). The central processor unit controls and supervises other elements of the telephone system and peripheral devices thereof via a multiplexer (MUX) and one or a plurality of data transfer units (DTU). The central processor unit comprises a data handling unit (DHU), a memory or storage module unit (SMU), a hardwired logic preloader (PRE), and a processor control unit (PCU) which, under control of a program stored in SMU, controls the various elements of the central processor unit and the associated telephone system. The data handling unit is a unit segregated from but cooperating with the processor control unit and includes segmented registers, shift control and character transfer gates for accommodating either words or characters. The processor control unit contains control logic and clock means which cooperate to stop the clock as required in the provision of asynchronous operation of the processor control unit with internal and external elements such as the shift control in the data handling unit, and the multiplexer unit. Communication between personnel and the central processor unit is effected by means of a master control panel (MCP) with manual controls and indication lamps thereon; and by means of keyboards via data transfer and multiplexer units.

Inventors

  • 👤 T Cheney
  • 👤 A Patterson
  • 👤 H Rondina
  • 👤 J Watts

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 22:17
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/44; G06F9/4401; G06F13/00; G06F13/14; G06F13/20; G06F13/22; H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545; H04Q3/54508; H04Q3/54516; H04Q2213/00; H04Q2213/1305; H04Q2213/13109; H04Q2213/13376

Claims Analysis

Total Claims: 44
Claim 1
Independent Claim 176 words
In a central processing system for use with an automatic telephone system processor control means PCU, preloader means PRL located in said central processing system and external to the processor control means PCU and having a plurality of hardwired logic circuits which are operable to generate word instructions for said processor control means for the purpose of initiating loading of software program information into said central processing system, data handling means DHU located in said central processing system and external to said processor control means PCU including address means for providing addresses to said preloader means PRL, means in said preloader means for enabling said hardwired logic circuits to provide coRrespondingly different ones of said word instructions for different addresses input thereto, means for forwarding said word instructions to said processor control means PCU, and means in said processor control means PCU responsive to receipt of certain of said correspondingly different ones of said word instructions from said preloader means to control said data handling means to provide correspondingly different addresses to said preloader means PRL.
Claim 2
Dependent Claim 176 words
In a central processing system for use with an automatic telephone system processor control means PCU, preloader means PRL located in said central processing system and external to the processor control means PCU and having a plurality of hardwired logic circuits which are operable to generate word instructions for said processor control means for the purpose of initiating loading of software program information into said central processing system, data handling means DHU located in said central processing system and external to said processor control means PCU including address means for providing addresses to said preloader means PRL, means in said preloader means for enabling said hardwired logic circuits to provide coRrespondingly different ones of said word instructions for different addresses input thereto, means for forwarding said word instructions to said processor control means PCU, and means in said processor control means PCU responsive to receipt of certain of said correspondingly different ones of said word instructions from said preloader means to control said data handling means to provide correspondingly different addresses to said preloader means PRL.
Claim 3
Dependent Claim 61 words
A system as set forth in claim 1 in which said means in said preloader means PRL include address decoder means, data input means for coupling input data from said data handling means DHU to said address decoder means, and control means connected to said processor control means PCU for selectively enabling said address decoder means to decode the input data.
Claim 4
Dependent Claim 65 words
A system as set forth in claim 1 in which said means in said processor control means PCU includes control logic means for providing command signals to said data handling means DHU in response to the instruction word output from said preloader means PRL, instruction register means connected to said control logic means, and gating means for gating said instructions to said instruction register means.
Claim 5
Dependent Claim 45 words
A system as set forth in claim 3 which includes storage memory means SMU, and in which said gating means in said processor control means is operative to also gate the instruction word output from said storage memory means SMU to said instruction register means.
Claim 6
Dependent Claim 45 words
A system as set forth in claim 3 in which said data handling unit DHU includes memory register means, and said gating means also gates the instruction word output from said preloader means PRL to said memory register means in said data handling means DHU.
Claim 7
Dependent Claim 77 words
A system as set forth in claim 1 which includes master control panel means MCP having start means for operation by an attendant, and in which said processor control means PCU includes means for enabling said data handling means DHU responsive to operation of said start means, and in which said data handling means DHU includes means responsive to said enablement to control said address means to initiate the forwarding of addresses to said preloader means PRL.
Claim 8
Dependent Claim 70 words
A system as set forth in claim 1 which includes storage memory means SMU, program source means for providing said software program information, and in which said processor control means PCU is operative in response to the instructions provided by said preloader means PRL to enable said data handling means DHU to provide at least a part of said software program information to said storage means SMU for storage thereat.
Claim 9
Dependent Claim 75 words
A system as set forth in claim 7 in which said data handling means DHU includes register means for registering the words of said software program received from said program source means, and in which said processor control means PCU provides control signals for selectively transferring certain of said registered words to said storage memory means SMU, whereby the other of said registered words are retained in said data handling means DHU for control purposes.
Claim 10
Dependent Claim 25 words
A system as set forth in claim 7 in which said software program provided for storage in said storage memory means includes a loader program.
Claim 11
Dependent Claim 61 words
A system as set forth in claim 7 in which said part of said software program is provided by a paper tape source, and in which said part of said software program is used to control said processor control means PCU and said data handling means DHU to input program instructions from a magnetic tape source to said storage memory means.
Claim 12
Dependent Claim 71 words
A system as set forth in claim 1 in which said data handling unit DHU includes memory register means, and means for also forwarding the word instruction output from said preloader means PRL to said memory register means, and in which said data handling unit DHU also includes a plurality of memory array registers connected to receive information from said memory register means for temporary storage in a data processing operation.
Claim 13
Dependent Claim 37 words
A system as set forth in claim 11 in which certain bits of an instruction word from said preloader means PRL stored in said memory register means designate the address of one of said memory array registers.
Claim 14
Dependent Claim 43 words
A system as set forth in claim 11 in which said logic circuits in said preloader means PRL are enabled in response to certain address inputs to provide a word instruction to said memory register means which includes a plurality of data constants.
Claim 15
Dependent Claim 59 words
A system as set forth in claim 11 in which said logic circuit means in said preloader means PRL is operative in response to predetermined address inputs to provide a word instruction to said memory register means which has a portion thereof selected for concatination with a portion of a different word stored in said memory array register means.
Claim 16
Dependent Claim 84 words
A system as set forth in claim 11 in which said memory array registers include a plurality of discrete registers BG, BH, X, WR, at least certain of which store word information, and means in said processor control means for effecting forwarding of a portion of one of said words from a selected one of said discrete registers BG, BH, to said memory register means for concatination with a portion of a word in said memory register means received from said preloader means PRL.
Claim 17
Dependent Claim 67 words
A system as set forth in claim 15 which includes means in said processor control means PCU for transferring the word information stored in a further one of said discrete registers X for combining with the word information stored in said memory register means, and means for thereafter enabling transfer of the resultant word information to a further one of said memory array registers WR for storage.
Claim 18
Dependent Claim 142 words
In a central processing system for use with an automatic telephone system, processor control means PCU including instruction register means, storage memory means SMU, means for providing data to said storage memory means SMU including input means connected to a data source, data handling means connected to said input means including memory register means for storing the data received over said input means from said data source, preloading means for providing a source of word instructions including means for providing certain of said word instructions from said preloading means simultaneously to said instruction register means and to said memory register means, and means in said processor control means PCU operative in response to receipt of predetermined ones of said word instructions to control said data handling means DHU to transfer information in said memory register means to said storage memory means SMU.
Claim 19
Dependent Claim 142 words
In a central processing system for use with an automatic telephone system, processor control means PCU including instruction register means, storage memory means SMU, means for providing data to said storage memory means SMU including input means connected to a data source, data handling means connected to said input means including memory register means for storing the data received over said input means from said data source, preloading means for providing a source of word instructions including means for providing certain of said word instructions from said preloading means simultaneously to said instruction register means and to said memory register means, and means in said processor control means PCU operative in response to receipt of predetermined ones of said word instructions to control said data handling means DHU to transfer information in said memory register means to said storage memory means SMU.
Claim 20
Dependent Claim 201 words
In a central processing system for use with an automatic telephone system, processor control means PCU, storage memory means SMU, data handling means DHU controlled by said processor control means PCU to provide words to said storage memory means SMU, said data handling means including arithmetic and logic circuit means for processing at least one word input to said data handling means, which word is comprised of a plurality of characters, each character being comprised of a plurality of bits, a transfer path for selectively extending an output from said arithmetic and logic circuit means to associated equipment in said system, a plurality of character marker means, each of which identifies a different character of a word and a plurality of bit marker means, each of which identifies a different bit of a character, enabling means for simultaneously enabling a selected one of said character marker means and at least one of said bit marker means, and gating means connected to said character and bit marker means operative to gate only the marked bit in the marked character of said word from said arithmetic and logic circuit means in said data handling means over said transfer path to said associated equipment.
Claim 21
Dependent Claim 201 words
In a central processing system for use with an automatic telephone system, processor control means PCU, storage memory means SMU, data handling means DHU controlled by said processor control means PCU to provide words to said storage memory means SMU, said data handling means including arithmetic and logic circuit means for processing at least one word input to said data handling means, which word is comprised of a plurality of characters, each character being comprised of a plurality of bits, a transfer path for selectively extending an output from said arithmetic and logic circuit means to associated equipment in said system, a plurality of character marker means, each of which identifies a different character of a word and a plurality of bit marker means, each of which identifies a different bit of a character, enabling means for simultaneously enabling a selected one of said character marker means and at least one of said bit marker means, and gating means connected to said character and bit marker means operative to gate only the marked bit in the marked character of said word from said arithmetic and logic circuit means in said data handling means over said transfer path to said associated equipment.
Claim 22
Dependent Claim 21 words
A system as set forth in claim 18 in which said enablinG means are located in said processor control means PCU.
Claim 23
Dependent Claim 58 words
A system as set forth in claim 19 in which said enabling means are operative to simultaneously enable at least one of said character marker means and a plurality of said bit marker means to effect gating by said gating means of a corresponding number of bits of said one character in said word over said transfer path.
Claim 24
Dependent Claim 32 words
A system as set forth in claim 20 in which said gating means include one character gating means and two bit gating means connected to effect selective gating of only two bits.
Claim 25
Dependent Claim 47 words
A system as set forth in claim 19 in which said enabling means are operative at times to enable a plurality of said character marker means and each of said bit marker means to effect gating of the corresponding characters in said word to said transfer path.
Claim 26
Dependent Claim 35 words
A system as set forth in claim 18 which includes a plurality of memory array registers, and in which said transfer path is connected between said arithmetic and logic circuit and said memory array registers.
Claim 27
Dependent Claim 68 words
A system as set forth in claim 18 in which said associated equipment includes a plurality of memory array registers in the data handling unit DHU for storing data provided over said transfer path, further register means, and in which said processor control means PCU includes control means for selectively controlling transfer of information from said memory array registers to said further register means on a word basis.
Claim 28
Dependent Claim 33 words
A system as set forth in claim 24 which includes means selectively enabled by said processor control means PCU to transfer the information from said further register means on a whole word basis.
Claim 29
Dependent Claim 37 words
A system as set forth in claim 25 in which said further register means includes data register means, and in which said processor control means PCU effects gating from said data register means on a character basis.
Claim 30
Dependent Claim 46 words
A system as set forth in claim 26 in which said data handling means DHU includes means for providing bits of a given logic level for a selected character simultaneous with the gating thereof from said data register means to said arithmetic and logic circuit means.
Claim 31
Dependent Claim 45 words
A system as set forth in claim 24 in which said data handling means DHU includes gating means controlled by said processor control means PCU to selectively gate individual characters of a word from said memory register means into said arithmetic and logic circuit means.
Claim 32
Dependent Claim 63 words
A system as set forth in claim 18 in which said data handling means further includes a plurality of memory array registers for storing data provided over said transfer path, and in which said processor control means has means for effecting selective transfer of one-half of a word which is stored in one of said memory array registers to said memory register means.
Claim 33
Dependent Claim 102 words
A central processing system for use with an automatic telephone system as set forth in claim 18 in which said associated equipment in said data handling means DHU includes a plurality of memory array registers, and in which said data handling means DHU includes data register means for storing word bits received from one of said memory array registers, shift control means controlled by said processor control means PCU for effecting shifting of the bits stored in said data register means selectively in either of two directions, and output means for transferring said shifted bits to one of said memory array registers.
Claim 34
Dependent Claim 19 words
A system as set forth in claim 30 in which said bits are shifted 12 places to the left.
Claim 35
Dependent Claim 89 words
A system as set forth in claim 30 which includes memory register means, and in which said processor control means PCU transfer said bits from said one of said memory array registers to said data register means, and further bits from a second one of said memory array registers to said memory register means, and in which said shift control means are operated by said processor control means PCU to rotate the bit information in said data register means aNd said memory register means with spill-over of bits therebetween.
Claim 36
Dependent Claim 31 words
A system as set forth in claim 32 in which said processor control means effects transfer of said bits as rotated into said one and said second memory array registers respectively.
Claim 37
Dependent Claim 40 words
A system as set forth in claim 30 in which said shift control means includes separate clock means and in which said processor control means PCU provides a signal for enabling said shift control means including said separate clock means.
Claim 38
Dependent Claim 81 words
A system as set forth in claim 30 which includes first clock means for driving said processor control means PCU and second clock means for driving said shift control means and control means enabled by said processor control means PCU to selectively enable said second clock means and means in said shift control means responsive to starting the second clock means for providing a signal to the processor control means PCU to simultaneously terminate the output of said first clock means.
Claim 39
Dependent Claim 57 words
A system as set forth in claim 35 in which said shift control means includes means for providing a signal to said processor control means PCU at the end of each period said shift control means are enabled, and means in said processor control means for restarting said first clock means responsive to receipt of said signal.
Claim 40
Dependent Claim 120 words
A central processor system for use with an automatic telephone system as set forth in claim 18 which includes first clock means for said processor control means PCU, a communication path comprising a multiplexer circuit MUX and data transfer means DTU connected to equipment external to said central processor system, second clock means for said multiplexer circuit MUX, control means for enabling said communication path to effect communication between said external equipment and said data handling means DHU over said data transfer means DTU and said multiplexer means MUX, means in said processor control means PCU for enabling said second clock means, and clock control means responsive to start of said second clock means to stop said first clock means.
Claim 41
Dependent Claim 35 words
A system as set forth in claim 37 in which said clock control means signal said processor control means PCU to restart its driving clock means at the end of enablement of said communication path.
Claim 42
Dependent Claim 60 words
A system as set forth in claim 37 which includes means for providing an output data word instruction to said processor control means PCU and said data handling means DHU, and in which the data handling means is responsively enabled thereby to output a word over said communication path including said multiplexer circuit MUX and said data transfer means DTU.
Claim 43
Dependent Claim 60 words
A system as set forth in claim 37 which includes means for providing an input data word instruction to said processor control means PCU and said data handling means DHU, and in which data handling means is responsively enabled thereby to input a word over said data transfer means DTU and said multiplexer circuit MUX to said data handling means.
Claim 44
Dependent Claim 73 words
A system as set forth in claim 18 which includes preloader means in said central processing system which provides a source of word instructions, and means in said processor control means PCU operative in response to receipt of predetermined ones of said word instructions from said preloader means to control said data handling means DHU to provide at least a part of a software program to said storage means SMU for storage thereat.

References Cited (Backward Citations)

US3311896A Cited
US3350692A Cited
US3453607A Cited
US3274566A Cited
US3573854A Cited
US3629851A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-04-09 1976-10-09 1977-04-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-04-09 1980-10-09 1981-04-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-04-09 1984-10-09 1985-04-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag