← Back to Patent Explorer
US3704398A Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-emitter power transistor having emitter region arrangement for achieving substantially uniform emitter-base junction temperatures

Assignee: NEC Corp
•
Filing: 1971-02-10
•
Granted: 1972-11-28
•
Expires: 1991-02-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transistor having a plurality of divided emitter regions. The spacing between adjacent emitter regions at the central portion of the transistor is greater than that between adjacent peripheral emitter regions. This arrangement provides a more uniform distribution of junction temperatures. The structure finds particular utility in power transistors.

Inventors

  • 👤 Katsushige Fukino

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 10:10
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D62/135; H10D62/124; H10D62/126

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 93 words
A multi-emitter transistor comprising a collector region of a semiconductor substrate of a first conductivity type, a base region of a second opposite conductivity type formed in the surface of said substrate, and a plurality of emitter regions of said first conductivity type formed in a surface of said base region and arranged in an irregularly spaced relationship, wherein the distance between adjacent ones of said emitter regions located at the central portion of said substrate is greater than the distance betweEn the emitter regions, located near the peripheral portion of said substrate.
Claim 2
Dependent Claim 93 words
A multi-emitter transistor comprising a collector region of a semiconductor substrate of a first conductivity type, a base region of a second opposite conductivity type formed in the surface of said substrate, and a plurality of emitter regions of said first conductivity type formed in a surface of said base region and arranged in an irregularly spaced relationship, wherein the distance between adjacent ones of said emitter regions located at the central portion of said substrate is greater than the distance betweEn the emitter regions, located near the peripheral portion of said substrate.
Claim 3
Dependent Claim 49 words
The transistor of claim 1, in which said emitter regions are arranged in the form of a comb, and the interval between adjacent ones of said emitter regions is narrow in the peripheral portion in comparison with that between adjacent ones of said emitter regions and the central portion.
Claim 4
Dependent Claim 49 words
The transistor of claim 1, in which said emitter regions are arranged in a square overlaid form, and the interval between adjacent ones of said emitter regions is made narrow in the peripheral portion in comparison with that between adjacent ones of said emitter regions at the central portion.
Claim 5
Dependent Claim 49 words
The transistor of claim 1, in which said emitter regions are arranged in a strip overlaid form, and the interval between adjacent ones of said emitter regions is made narrow in the peripheral portion in comparison with that between adjacent ones of said emitter regions at the central portion.
Claim 6
Dependent Claim 41 words
The transistor as specified in claim 1, wherein said emitter regions in the central portion are arranged at the same interval, and said regions in the peripheral portion are spaced more closely together in comparison with those at the central portion.
Claim 7
Dependent Claim 44 words
The transistor of claim 1, in which there are nine of said emitter regions, and the intervals between adjacent ones of said regions preceding from the central portion to the peripheral portion are approximately in the ratio of 1: 0.95 : 0.84 : 0.68.
Claim 8
Dependent Claim 18 words
The transistor of claim 1, further comprising a conductor coupled in common to each of said emitter regions.

References Cited (Backward Citations)

US2994810A Cited
US3252063A Cited
US3381186A Cited
US3325706A Cited
US3390280A Cited
US3476992A Cited
US3599061A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-11-28 1976-05-29 1976-11-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-11-28 1980-05-29 1980-11-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-11-28 1984-05-29 1984-11-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag