← Back to Patent Explorer
US3702382A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency divider

Assignee: Honeywell Inc
•
Filing: 1970-08-11
•
Granted: 1972-11-07
•
Expires: 1990-08-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A recording and reproducing apparatus for frequency modulation recording of an input data signal wherein the recording carrier frequency and the speed of driving a recording medium are concurrently selected in a digitally presettable sequence wherein the members of the sequence may be related to each other by any integral number. Similarly, the reproducing of a recorded FM signal is effected by an apparatus using the selected recording medium drive speed and a frequency discriminator digitally adaptable to the preset recording carrier frequency.

Inventors

  • 👤 Ivars P Breikss

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 20:10
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/78; G; G11; G11B; G11B5/00; Y; Y10; Y10S; Y10S388/00; Y10S388/907; Y10S388/912

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 161 words
A signal recording and reproducing system comprising an oscillator means operative to produce a frequency modulated recording signal with respect to a center frequency in response to variations in an input signal applied thereto, variable modulo counter means operative to subdivide said recording signal into a preselected one of a plurality of differing frequency ranges, each of said frequency ranges being capable of representing said input signal, switching means operative to control said counter means to select one of said frequency ranges, recording means responsive to an output of said counter means, reproducing means responsive to a signal recorded by said recording means, second oscillator means operating at a frequency having a predetermined relationship to said center frequency of said first mentioned oscillator means, and second counter means arranged to count output pulses from said second oscillator means, said switching means being arranged to control said second counter means concurrently with said first counter means to produce similar counting sequences therein.
Claim 2
Dependent Claim 161 words
A signal recording and reproducing system comprising an oscillator means operative to produce a frequency modulated recording signal with respect to a center frequency in response to variations in an input signal applied thereto, variable modulo counter means operative to subdivide said recording signal into a preselected one of a plurality of differing frequency ranges, each of said frequency ranges being capable of representing said input signal, switching means operative to control said counter means to select one of said frequency ranges, recording means responsive to an output of said counter means, reproducing means responsive to a signal recorded by said recording means, second oscillator means operating at a frequency having a predetermined relationship to said center frequency of said first mentioned oscillator means, and second counter means arranged to count output pulses from said second oscillator means, said switching means being arranged to control said second counter means concurrently with said first counter means to produce similar counting sequences therein.
Claim 3
Dependent Claim 75 words
A signal recording and reproducing system as set forth in claim 1 wherein said first-mentioned counter means and said second counter means each include a plurality of interconnected binary counter stages and a plurality of binary stage presetting gates associated with each of said binary counting stages, said switching means being arranged to enter predetermined count states into said counting stages by means of said preset gates at a predetermined point in a counting cycle.
Claim 4
Dependent Claim 42 words
A signal recording and reproducing system as set forth in claim 2 wherein said variable modulo counter means is operative to subdivide said recording signal by any positive integer represented by the sum of the binary weights of the preset counter stages.
Claim 5
Dependent Claim 127 words
A signal recording system comprising an oscillator means operative to produce a frequency modulated recording signal modulated with respect to a center frequency in response to variations in an input signal applied thereto, variable modulo counter means operative to subdivide said recording signal into a preselected one of a plurality of differing frequency ranges each of said frequency ranges being capable of representing said input signAl, said counter means including a binary counter having a plurality of counting stages, and means for presetting said binary counter stages in a preselected coded pattern to affect a counting sequence, and switching means operative to control said means for presetting said counting stages to set said counting stages into said coded pattern whereby to select one of said frequency ranges.
Claim 6
Dependent Claim 127 words
A signal recording system comprising an oscillator means operative to produce a frequency modulated recording signal modulated with respect to a center frequency in response to variations in an input signal applied thereto, variable modulo counter means operative to subdivide said recording signal into a preselected one of a plurality of differing frequency ranges each of said frequency ranges being capable of representing said input signAl, said counter means including a binary counter having a plurality of counting stages, and means for presetting said binary counter stages in a preselected coded pattern to affect a counting sequence, and switching means operative to control said means for presetting said counting stages to set said counting stages into said coded pattern whereby to select one of said frequency ranges.
Claim 7
Dependent Claim 66 words
A signal recording system as set forth in claim 4 wherein said counter means includes a plurality of interconnected binary counter stages and a plurality of binary stage presetting gates associated with each of said binary counting stages, said switching means being arranged to enter predetermined count states into said counting stages by means of said preset gates at a predetermined point in a counting cycle.
Claim 8
Dependent Claim 40 words
A signal recording system as set forth in claim 4 wherein said variable modulo counter means is operative to subdivide said recording signal by any positive integer represented by the sum of the binary weights of the preset counter stages.
Claim 9
Dependent Claim 67 words
A signal reproducing system for recorded signals comprising signal reproducing means responsive to a recorded signal, oscillator means operating at a frequency having a predetermined relationship to a center frequency of said reproduced frequency modulated signal, counter means arranged to count output pulses from said oscillator means, and switching means arranged to control said counter means to produce any one of a predetermined plurality of counting sequences.
Claim 10
Dependent Claim 67 words
A signal reproducing system for recorded signals comprising signal reproducing means responsive to a recorded signal, oscillator means operating at a frequency having a predetermined relationship to a center frequency of said reproduced frequency modulated signal, counter means arranged to count output pulses from said oscillator means, and switching means arranged to control said counter means to produce any one of a predetermined plurality of counting sequences.
Claim 11
Dependent Claim 69 words
A signal reproducing system for recorded signals as set forth in claim 7 wherein said counter means includes a plurality of interconnected binary counter stages and a plurality of binary stage presetting gates associated with each of said binary counting stages, said switching means being arranged to enter predetermined count states into said counting stages by means of said preset gates at a predetermined point in a counting cycle.
Claim 12
Dependent Claim 42 words
A signal reproducing system as set forth in claim 7 wherein said counter means is operative to subdivide said output pulses from said oscillator means by any positive integer represented by the sum of the binary weights of the preset counter stages.
Claim 13
Dependent Claim 140 words
A variable modulo counter comprising a plurality of flip-flop stages interconnected to form a binary counting chain, a summing gate means arranged to produce a binary output signal of one polarity in response to a similar output signal from all of said flip-flops, a plurality of control gates connected to each one of said flip-flops to apply presetting signals to said flip-flops, means for applying an output signal from said summing gate means concurrently to all of said control gate means and preset signal input terminals arranged to apply preset control signals to preselected ones said preset gate means and inverted preset control signals to the others of said gate means, said output signal from said first mentioned gate means being arranged to energize said control gates to allow binary signals of one plurality of be applied to set flip-flops.
Claim 14
Dependent Claim 140 words
A variable modulo counter comprising a plurality of flip-flop stages interconnected to form a binary counting chain, a summing gate means arranged to produce a binary output signal of one polarity in response to a similar output signal from all of said flip-flops, a plurality of control gates connected to each one of said flip-flops to apply presetting signals to said flip-flops, means for applying an output signal from said summing gate means concurrently to all of said control gate means and preset signal input terminals arranged to apply preset control signals to preselected ones said preset gate means and inverted preset control signals to the others of said gate means, said output signal from said first mentioned gate means being arranged to energize said control gates to allow binary signals of one plurality of be applied to set flip-flops.

References Cited (Backward Citations)

US3151507A Cited
US3228017A Cited
US3400317A Cited
US3420990A Cited
US3548203A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-11-07 1976-05-08 1976-11-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-11-07 1980-05-08 1980-11-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-11-07 1984-05-08 1984-11-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag