← Back to Patent Explorer
US3701152A Expired / Lapsed US ⏱️ 0.0 years remaining

Bipolar sample and hold circuit

Assignee: United States Department of the Navy
•
Filing: 1970-07-20
•
Granted: 1972-10-24
•
Expires: 1990-07-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bipolar sample and hold circuit which samples raw video signal returns from a radar, integrates the energy of the signal during that sample and holds the integrated sample long enough for an analog to digital (A/D) converter to convert the signal energy to a digital number.

Inventors

  • 👤 Harold K Howard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 18:09
CPC Classifications
G; G01; G01S; G01S13/00; G01S13/66; G11; G11C; G11C27/00; G11C27/02; G11C27/024

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 178 words
A bipolar sample and hold circuit comprising: means for receiving video signals from a monopulse radar, said means comprising only one terminal: first and second signal processing channels connected to the receiving means, wherein said first channel comprises: differential amplifier means connected to said one terminal for amplifying and integrating only positive input signals; a first integrating and holding capacitor for receiving the integrated positive signal; and, a first sampling switch connected between said positive signal amplifying means and said first capacitor; and, said second channel comprises: differential amplifier means connected to said one terminal for amplifying and integrating only negative input signals and for inverting the signals; a second integrating and holding capacitor for receiving the integrated and inverted negative signal; and a second sampling switch connected between said negative signal amplifying means and said second capacitor; operational amplifier means connected to said first and second capacitors for amplifying the signal on said first capacitor and for amplifying and inverting the signal on said second capacitor; and, means for providing an output from the operational amplifier means.
Claim 2
Dependent Claim 178 words
A bipolar sample and hold circuit comprising: means for receiving video signals from a monopulse radar, said means comprising only one terminal: first and second signal processing channels connected to the receiving means, wherein said first channel comprises: differential amplifier means connected to said one terminal for amplifying and integrating only positive input signals; a first integrating and holding capacitor for receiving the integrated positive signal; and, a first sampling switch connected between said positive signal amplifying means and said first capacitor; and, said second channel comprises: differential amplifier means connected to said one terminal for amplifying and integrating only negative input signals and for inverting the signals; a second integrating and holding capacitor for receiving the integrated and inverted negative signal; and a second sampling switch connected between said negative signal amplifying means and said second capacitor; operational amplifier means connected to said first and second capacitors for amplifying the signal on said first capacitor and for amplifying and inverting the signal on said second capacitor; and, means for providing an output from the operational amplifier means.
Claim 3
Dependent Claim 33 words
The device of claim 1 wherein said first channel includes a first reset switch connected across said first capacitor, and said second channel includes a second reset switch connected across said second capacitor.
Claim 4
Dependent Claim 24 words
The device of claim 2 wherein the first and second sampling switches in the first and second signal processing channels are field effect transistors.
Claim 5
Dependent Claim 24 words
The device of claim 3 wherein the first and second reset switches in the first and second signal processing channels are field effect transistors.
Claim 6
Dependent Claim 36 words
The device of claim 4 further including a sampling switch control circuit integrally connected to the sampling switches in both the first and second signal processing channels, for simultaneously operating the sampling switches in both channels.
Claim 7
Dependent Claim 36 words
The device of claim 5 further including a reset switch control circuit integrally connected to the reset switches in both the first and second signal processing channels for simultaneously operating the reset switches in both channels.
Claim 8
Dependent Claim 29 words
The device of claim 6 wherein the output means of the operational amplifier means provides a bipolar sampled output pulse which has been held a predetermined length of time.

References Cited (Backward Citations)

US3249934A Cited
US3365715A Cited
US3390390A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-10-24 1976-04-24 1976-10-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-10-24 1980-04-24 1980-10-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-10-24 1984-04-24 1984-10-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag