← Back to Patent Explorer
US3701148A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog to digital converter

Assignee: International Business Machines Corp
•
Filing: 1971-11-24
•
Granted: 1972-10-24
•
Expires: 1991-11-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This disclosure provides an analog to digital converter comprising n tunnel diode measuring circuits connected at regular intervals to a transmission line. One end of the line is tied to a gate circuit which samples analog voltages under control of a clock signal; the other end of the line is terminated in its characteristic impedance. The measuring circuits are connected in accordance with their ordinal numbers to n measuring transmission lines supplying calibrated measuring pulses derived by a pulse generator from the clock signal. In each measuring line, a short circuiting switch is inserted after the first connection of the line to a respective measuring circuit, each switch being connected for control to the digital output of the corresponding measuring circuit.

Inventors

  • 👤 Armin H Frei

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:18
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/10; H03M1/1066

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 488 words
An analog to digital converter for providing a digital representation of analog signals having no greater than a predetermined maximum amplitude, comprising in combination: analog signal sampling means: a plurality of n measuring circuits ordered from 1 to n corresponding to n respective digit positions of said digital representation each said measuring circuit having an output terminal; input means including delay means connected to said n measuring circuits for sequentially applying said analog signal sample to be measured to each said measuring circuit in a given time sequence which corresponds to the time sequence of the digital representation of each analog signal sample, the digital bit rate of said time sequence being n times the analog signal sample rate; reference signal source means for pRoviding a plurality of n different measuring pulse amplitudes ordered from 1 to n, wherein the greatest measuring pulse amplitude is smaller than said predetermined maximum amplitude of the analog signals to be measured and each further measuring pulse amplitude is successively smaller, each said measuring pulse amplitude being successively related to each other and to said predetermined maximum amplitude of said analog signals by a multiplicative factor of two; a plurality of n transmission means, ordered from 1 to n, connecting said reference signal source and said measuring circuits such that, a first of said n measuring pulse amplitudes is sequentially applied to each of said measuring circuits in accordance with said given time sequence, a second of said n measuring pulse amplitudes is sequentially applied to each of said measuring circuits, other than the first, in accordance with said given time sequence, and the remainder of said measuring pulse amplitudes are in like manner sequentially applied to succeedingly lesser numbers of said measuring circuits whereby the nth measuring pulse amplitude is only applied to said nth measuring circuit; each said measuring circuit producing a digital output signal of one or the other binary value if the sum of the analog signal sample and the measuring pulse amplitudes applied thereto exceeds or fails to exceed, respectively, a given threshold, and a plurality of n reference signal inhibiting means, ordered from 1 to n, each being connected to an associated measuring circuit and only an associated one of said plurality of transmission means corresponding to said ordinal number, each inhibiting means being responsive to a one of the binary output signal values from its associated measuring circuit to inhibit further application of the particular measuring pulse amplitude applied thereto to succeeding ones of said measuring circuits, said inhibiting means being nonresponsive to the other of said binary output signal values from its associated measuring circuit thereby permitting further applications of the particular measuring pulse amplitude applied thereto to succeeding ones of said measuring circuits, whereby a digital representation of the analog signal sample is obtained in sequence at said measuring circuits output terminals as a result of successive measurements in said given time sequence.
Claim 2
Dependent Claim 488 words
An analog to digital converter for providing a digital representation of analog signals having no greater than a predetermined maximum amplitude, comprising in combination: analog signal sampling means: a plurality of n measuring circuits ordered from 1 to n corresponding to n respective digit positions of said digital representation each said measuring circuit having an output terminal; input means including delay means connected to said n measuring circuits for sequentially applying said analog signal sample to be measured to each said measuring circuit in a given time sequence which corresponds to the time sequence of the digital representation of each analog signal sample, the digital bit rate of said time sequence being n times the analog signal sample rate; reference signal source means for pRoviding a plurality of n different measuring pulse amplitudes ordered from 1 to n, wherein the greatest measuring pulse amplitude is smaller than said predetermined maximum amplitude of the analog signals to be measured and each further measuring pulse amplitude is successively smaller, each said measuring pulse amplitude being successively related to each other and to said predetermined maximum amplitude of said analog signals by a multiplicative factor of two; a plurality of n transmission means, ordered from 1 to n, connecting said reference signal source and said measuring circuits such that, a first of said n measuring pulse amplitudes is sequentially applied to each of said measuring circuits in accordance with said given time sequence, a second of said n measuring pulse amplitudes is sequentially applied to each of said measuring circuits, other than the first, in accordance with said given time sequence, and the remainder of said measuring pulse amplitudes are in like manner sequentially applied to succeedingly lesser numbers of said measuring circuits whereby the nth measuring pulse amplitude is only applied to said nth measuring circuit; each said measuring circuit producing a digital output signal of one or the other binary value if the sum of the analog signal sample and the measuring pulse amplitudes applied thereto exceeds or fails to exceed, respectively, a given threshold, and a plurality of n reference signal inhibiting means, ordered from 1 to n, each being connected to an associated measuring circuit and only an associated one of said plurality of transmission means corresponding to said ordinal number, each inhibiting means being responsive to a one of the binary output signal values from its associated measuring circuit to inhibit further application of the particular measuring pulse amplitude applied thereto to succeeding ones of said measuring circuits, said inhibiting means being nonresponsive to the other of said binary output signal values from its associated measuring circuit thereby permitting further applications of the particular measuring pulse amplitude applied thereto to succeeding ones of said measuring circuits, whereby a digital representation of the analog signal sample is obtained in sequence at said measuring circuits output terminals as a result of successive measurements in said given time sequence.
Claim 3
Dependent Claim 44 words
An analog to digital converter as set forth in claim 1 wherein said input means comprises a transmission line having n taps ordered from 1 to n and a different one of said measuring circuits is connected to a different one of said taps.
Claim 4
Dependent Claim 61 words
An analog to digital converter as set forth in claim 1 wherein said plurality of n transmission means comprises a plurality of transmission lines ordered from 1 to n, each terminated with an appropriate impedance; and each said inhibiting means comprises a switching circuit for short circuiting a particular one of said transmission lines in accordance with its associated ordinal number.
Claim 5
Dependent Claim 20 words
The analog to digital converter as set forth in claim 3 wherein each said measuring circuit includes a tunnel diode.
Claim 6
Dependent Claim 30 words
The analog to digital converter as set forth in claim 4 wherein said reference signal source means includes a pulse generator for providing a series of pulses of given frequency.
Claim 7
Dependent Claim 43 words
The analogy to digital converter as set forth in 5, wherein said analog signal sample means is connected to said input transmission line and an analog signal input line for providing said analog amplitude of given parameter to be measured by said converter.
Claim 8
Dependent Claim 43 words
The analogy to digital converter as set forth in 5, wherein said analog signal sample means is connected to said input transmission line and an analog signal input line for providing said analog amplitude of given parameter to be measured by said converter.
Claim 9
Dependent Claim 27 words
The analog to digital converter as set forth in claim 6 wherein said signal sampling means is further connected to and under control of said pulse generator.

References Cited (Backward Citations)

US3100298A Cited
US3188624A Cited
US3142056A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-10-24 1976-04-24 1976-10-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-10-24 1980-04-24 1980-10-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-10-24 1984-04-24 1984-10-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag