← Back to Patent Explorer
US3697978A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog-to-digital converter

Assignee: Singer Co
•
Filing: 1970-10-19
•
Granted: 1972-10-10
•
Expires: 1990-10-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An analog signal is held in a capacitor so that the most significant bits of the signal are obtained by parallel conversion and the least significant bits are obtained by a ramp discharge of the capacitor. The converter can convert analog signals having a frequency of 30 MHz by using three channels with each channel having one of the holding capacitors.

Inventors

  • 👤 Robert S Prill

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 07:35
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/124; H03M1/34; H03M1/36; H03M1/361; H03M1/50

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 103 words
An analog to digital converter comprising: input means supplying an analog signal; means including a capacitor to hold a signal received from said input means; means to parallel convert the held signal at said holding means to produce the most significant bits of the held signal; means to convert said held signal into a ramp signal; said ramp converting means including means to discharge said capacitor to produce a voltage ramp; and means to determine when the voltage ramp from the discharge of said capacitor reaches a first threshold to produce the least significant bits of said held signal from said ramp signal.
Claim 2
Dependent Claim 103 words
An analog to digital converter comprising: input means supplying an analog signal; means including a capacitor to hold a signal received from said input means; means to parallel convert the held signal at said holding means to produce the most significant bits of the held signal; means to convert said held signal into a ramp signal; said ramp converting means including means to discharge said capacitor to produce a voltage ramp; and means to determine when the voltage ramp from the discharge of said capacitor reaches a first threshold to produce the least significant bits of said held signal from said ramp signal.
Claim 3
Dependent Claim 28 words
The analog to digital converter according to claim 1 in which said parallel converting means includes comparing means to produce the most significant bits of the held signal.
Claim 4
Dependent Claim 45 words
The analog to digital converter according to claim 2 in which said ramp conversion means cooperates with said comparing means of said parallel converting means to obtain the least significant bits of the held signal after obtaining the most significant bits of said held signal.
Claim 5
Dependent Claim 46 words
The analog to digital converter according to claim 3 including: means to connect and disconnect said holding means and said input means; and said holding means holding the signal from said input means at the time of disconnection of said holding means from said input means.
Claim 6
Dependent Claim 62 words
The analog to digital converter according to claim 4 including: means to connect the output of said holding means to said input means to feed back the output of said holding means to said input means; and said connect and disconnect means includes means to disconnect said feedback connecting means when said holding means has its input disconnected from said input means.
Claim 7
Dependent Claim 46 words
The analog to digital converter according to claim 1 including: means to connect and disconnect said holding means and said input means; and said holding means holding the signal from said input means at the time of disconnection of said holding means from said input means.
Claim 8
Dependent Claim 62 words
The analog to digital converter according to claim 6 including: means to connect the output of said holding means to said input means to feed back the output of said holding means to said input means; and said connect and disconnect means includes means to disconnect said feedback connecting means when said holding means has its input disconnected from said input means.
Claim 9
Dependent Claim 199 words
A multichannel analog to digital converter comprising: a single input circuit; a plurality of first means with each of said first means sampling and holding a signal from said input circuit, said plurality of first means being equal to the number of channels; second means to control when each of said first means is connected to and disconnected from said input circuit; a plurality of parallel converting means equal in number to said first means; each of said parallel converting means being connected to a corresponding one of said first means to receive the output of said first means as an input; means to control when said parallel converting means produces a first output corresponding to the most significant bits of the signal held at said first means when said first means is disconnected from said input circuit; means to cause a ramp to be supplied from said first means to said connected parallel converting means; and means to produce a second output in accordance with the ramp from said first means with the second output being the least significant bits of the signal held at said first means when said first means is disconnected from said input circuit.
Claim 10
Dependent Claim 199 words
A multichannel analog to digital converter comprising: a single input circuit; a plurality of first means with each of said first means sampling and holding a signal from said input circuit, said plurality of first means being equal to the number of channels; second means to control when each of said first means is connected to and disconnected from said input circuit; a plurality of parallel converting means equal in number to said first means; each of said parallel converting means being connected to a corresponding one of said first means to receive the output of said first means as an input; means to control when said parallel converting means produces a first output corresponding to the most significant bits of the signal held at said first means when said first means is disconnected from said input circuit; means to cause a ramp to be supplied from said first means to said connected parallel converting means; and means to produce a second output in accordance with the ramp from said first means with the second output being the least significant bits of the signal held at said first means when said first means is disconnected from said input circuit.
Claim 11
Dependent Claim 50 words
The analog to digital converter according to claim 8 including: means to feed back the output of each of said first means to said input circuit as a feedback signal; and means to control when the output of each of said first means is fed back to said input circuit.
Claim 12
Dependent Claim 58 words
The analog to digital converter according to claim 9 in which said control means renders said feedback means effective to allow the output of each of said first means to be fed to said input circuit when said first means is connected to said input circuit by said second means to receive the signal therefrom as an input.
Claim 13
Dependent Claim 48 words
The analog to digital converter according to claim 8 in which each of said parallel converting means includes comparing means to produce the most significant bits of the signal held at said first means when said first means is disconnected from said input circuit by said second means.
Claim 14
Dependent Claim 35 words
The analog to digital converter according to claim 8 in which: each of said first means includes a capacitor holding the held signal; and means to cause discharge of said capacitor to produce the ramp.
Claim 15
Dependent Claim 20 words
The analog to digital converter according to claim 8 including threshold means responsive to the ramp from said first means.
Claim 16
Dependent Claim 161 words
A multichannel analog to digital converter comprising: a single input circuit; three channels connected to said input circuit; each of said channels including: means to hold a signal received from said input circuit; means to parallel convert the held signal at said holding means to produce the most significant bits of the held signal; means to convert said held signal to a ramp signal after obtaining said most significant bits; means to produce the least significant bits of the held signal from said ramp signal; and means to track the signal from said input circuit; and means to control each of said channels to cause each of said channels to have a different function occurring therein at the same time, said controlling means causing said parallel converting means to be effective in one of said channels while said ramp conversion means is effective in a second of said channels and said tracking means is effective in the third of the channels.
Claim 17
Dependent Claim 161 words
A multichannel analog to digital converter comprising: a single input circuit; three channels connected to said input circuit; each of said channels including: means to hold a signal received from said input circuit; means to parallel convert the held signal at said holding means to produce the most significant bits of the held signal; means to convert said held signal to a ramp signal after obtaining said most significant bits; means to produce the least significant bits of the held signal from said ramp signal; and means to track the signal from said input circuit; and means to control each of said channels to cause each of said channels to have a different function occurring therein at the same time, said controlling means causing said parallel converting means to be effective in one of said channels while said ramp conversion means is effective in a second of said channels and said tracking means is effective in the third of the channels.

References Cited (Backward Citations)

US3384889A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-10-10 1976-04-10 1976-10-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-10-10 1980-04-10 1980-10-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-10-10 1984-04-10 1984-10-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag