Patent US2943127A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3683369A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog to digital converter

Assignee: Honeywell Inc
•
Filing: 1971-06-25
•
Granted: 1972-08-08
•
Expires: 1991-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An analog-to-digital conversion system uses a comparator to detect an equality between an analog input signal and a ramp reference signal to determine the counting interval of a counter counting constant frequency signals. A plurality of auxiliary comparators are used to compare the input signal with respective ones of a plurality of constant reference signals. The auxiliary comparators are each arranged to preset a corresponding count into the counter upon a detected equality between the input signal and a respective one of the constant reference signals whereby the counter is set to a count representing a desired slope of the ramp reference signal.

Inventors

  • 👤 David M Stern

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 08:11
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 187 words
An analog-to-digital converter comprising a source of constant frequency signals, counter means for counting said signals, gate means connected between said source and said counter means, ramp signal generating means, first comparator means for comparing a ramp signal from said generating means with an input signal to be converted and for selectively operating said gate means to admit said constant frequency signals to said counter means at the start of the ramp signal and to block said frequency signals from said counter means upon a detected equality between the input signal and an instantaneous level of the ramp signal, a plurality of constant reference signal sources, said sources being arranged to produce respective reference signals representing various instantaneous levels of the ramp signal, a plurality of auxiliary comparators arranged to compare the ramp signal with a respective one of the reference signals from said reference signal sources, and counter preset means responsive to said auxiliary comparators and arranged to preset said counter means to each of a plurality of predetermined counts with each count corresponding to an output signal from a respective one of said auxiliary comparators.
Claim 2
Dependent Claim 187 words
An analog-to-digital converter comprising a source of constant frequency signals, counter means for counting said signals, gate means connected between said source and said counter means, ramp signal generating means, first comparator means for comparing a ramp signal from said generating means with an input signal to be converted and for selectively operating said gate means to admit said constant frequency signals to said counter means at the start of the ramp signal and to block said frequency signals from said counter means upon a detected equality between the input signal and an instantaneous level of the ramp signal, a plurality of constant reference signal sources, said sources being arranged to produce respective reference signals representing various instantaneous levels of the ramp signal, a plurality of auxiliary comparators arranged to compare the ramp signal with a respective one of the reference signals from said reference signal sources, and counter preset means responsive to said auxiliary comparators and arranged to preset said counter means to each of a plurality of predetermined counts with each count corresponding to an output signal from a respective one of said auxiliary comparators.
Claim 3
Dependent Claim 37 words
An analog-to-digital converter as set forth in claim 1 wherein said counter preset means including an encoding means arranged to encode an output signal from an auxiliary comparator into a count preset signal for said counter means.
Claim 4
Dependent Claim 31 words
An analog-to-digital converter as set forth in claim 1 wherein said pluraLity of auxiliary comparators is three signal comparators and said plurality of reference signal sources is three reference signal sources.
Claim 5
Dependent Claim 50 words
An analog-to-digital converter as set forth in claim 1 wherein said auxiliary comparators include gate means arranged to allow an energization of said counter preset means by each of said auxiliary comparator means and to block any subsequent attempts at energization from any of said auxiliary comparator after said energization.
Claim 6
Dependent Claim 42 words
An analog-to-digital converter as set forth in claim 1 and including means arranged to prevent a counter preset operation by said preset means after gate means is operated by said first comparator means to block said frequency signals from said counter means.

References Cited (Backward Citations)

US2963697A Cited
US3493964A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-08-08 1976-02-07 1976-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-08-08 1980-02-07 1980-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-08-08 1984-02-07 1984-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag