← Back to Patent Explorer
US3676755A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device and method of manufacturing said device

Assignee: US Philips Corp
•
Filing: 1970-02-11
•
Granted: 1972-07-11
•
Expires: 1990-02-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device having a semiconductor body comprising a first region of a first conductivity type in the form of a layer adjoining a surface and situated on a second region of the body, a thyristor having four successive zones of alternate conductivity types being provided in the first region. The device is characterized in that the thyristor is constructed from a first surface zone of the first conductivity type which is fully surrounded within the semiconductor body by a second surface zone of the second conductivity type, a buried zone of the second conductivity type situated below the second surface zone and separated from the second surface zone and from the said second region by the said first region, and a connection zone of the second surface zone and from the said second region by the said first region, and a connection zone of the second conductivity type separated from the second surface zone adjoining the surface which connection zone adjoins the said buried zone.

Inventors

  • 👤 Rene Glaise

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 21:33
CPC Classifications
H; H10; H10P; H10P95/00; H10D; H10D84/00; H10D84/60; H10D99/00; H10W; H10W15/00; H10W15/01; Y; Y10; Y10S; Y10S148/00; Y10S148/037; Y10S148/085; Y10S148/145; Y10S148/151

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 341 words
A planar semiconductor device containing a thyristor, said device comprising a semiconductor substrate, a first epitaxial layer on the semiconductor substrate and a second epitaxial layer on the first epitaxial layer, said first and second epitaxial layers both being of a first conductivity type and the substrate being of a second conductivity type, a first buried layer of the first conductivity type and having a lower resistivity than that of the substrate and of both epitaxial layers and located at the interface between the substrate and the first epitaxial layer, a second buried layer of the second conductivity type and having a lower resistivity than that of both epitaxial layers and located at the interface of the first and second epitaxial layers, a first surface zone of the first conductivity type in the second epitaxial layer and over both buried layers, a second surface zone of the second conductivity type in the second epitaxial layer and fully surrounding the first zone and over both buried layers, a surface connection zone of the second conductivity type extending down to the second buried layer, said second zone being spaced from the second buried layer and its connection zone by a middle region of the first conductivity type of the material of the second epitaxial layer, a surface connection to the first zone and forming one of the thyristor cathode or anode, a surface connection to the second zone and forming the thyristor control electrode, and a surface connection via the connection zone to the second buried layer and forming the other of the thyristor cathode or anode, said first buried layer extending underneath and spaced from the second buried layer in order to reduce the gain of the parasitic transistor formed by the second buried layer, the first epitaxial layer and the substrate. CM,2Vice as set forth in claim 1 wherein isolation walls of the second conductivity type extend from the surface through both epitaxial layers to the substrate, said isolation walls being spaced from the second surface zone, and both buried layers
Claim 2
Dependent Claim 29 words
A device as set forth in claim 1 wherein the first and second zones are annular, and the connection zone is located inside the annular first and second zones.
Claim 3
Dependent Claim 58 words
A device as set forth in claim 1 wherein the first surface zone and the second buried layer are P-type with an acceptor concentration between 1018 and 1021 at/ccm, the epitaxial layers and the second surface zone have dopant concentrations between 1016 and 1018 at/ccm, and the substrate has a resistivity between 5 and 10 ohm - cm.

References Cited (Backward Citations)

US3445734A Cited
US3575646A Cited
FR1504781A Cited
US3502951A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-07-11 1976-01-10 1976-07-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-07-11 1980-01-10 1980-07-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-07-11 1984-01-10 1984-07-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag