← Back to Patent Explorer
US3673506A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic phase sensitive detector circuits

Assignee: Brookdeal Electronics Ltd
•
Filing: 1971-02-16
•
Granted: 1972-06-27
•
Expires: 1991-02-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase-sensitive detector circuit comprises two long-tailed pairs of transistors of complementary type connected together and switched by a reference signal so that the transistors of each pair joined to each other conduct simultaneously. The signal input is applied to a tail of one of the pairs and a feedback circuit operates to control the tail of the other pair to tend to maintain the mean voltage at a junction point between the two pairs at a constant value. A resistance is connected across the junctions between the pairs and the output is taken differentially from the junctions.

Inventors

  • 👤 Eric Andrew Faulkner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 04:05
CPC Classifications
H; H03; H03D; H03D1/00; H03D1/22; H03D1/229

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 172 words
An electronic phase-sensitive detector circuit comprising two sections, one section comprisiNg a first signal translation device and a load therefor consisting of two parallel paths each including current-switching means and the other section comprising a second signal translation device and a load therefor consisting of two parallel paths each including current-switching means, means for applying reference signals to each section to cause one or other of the switching means of each section to conduct depending on the polarities of the reference signals, junctions between the paths of one section and the paths of the other section to enable those paths joined to each other through the junctions conduct simultaneously, means for applying an input signal waveform to the first signal translation device, feedback means controlled by the mean voltage of one of the junctions for controlling the second signal translation device in a manner to tend to maintain said mean voltage constant, a resistive connection between the respective junctions, and signal output means for combining the voltages at both the junctions differentially.
Claim 2
Dependent Claim 172 words
An electronic phase-sensitive detector circuit comprising two sections, one section comprisiNg a first signal translation device and a load therefor consisting of two parallel paths each including current-switching means and the other section comprising a second signal translation device and a load therefor consisting of two parallel paths each including current-switching means, means for applying reference signals to each section to cause one or other of the switching means of each section to conduct depending on the polarities of the reference signals, junctions between the paths of one section and the paths of the other section to enable those paths joined to each other through the junctions conduct simultaneously, means for applying an input signal waveform to the first signal translation device, feedback means controlled by the mean voltage of one of the junctions for controlling the second signal translation device in a manner to tend to maintain said mean voltage constant, a resistive connection between the respective junctions, and signal output means for combining the voltages at both the junctions differentially.
Claim 3
Dependent Claim 32 words
The circuit as claimed in claim 1 in which the current-switching means comprise transistors and the transistors of one section are of opposite conductivity type to the transistors of the other section.
Claim 4
Dependent Claim 60 words
The circuit as claimed in claim 1 in which the feedback means comprises a pair of field-effect transistors connected as a long-tailed pair, the gates of the field-effect transistors being connected respectively to a point of fixed reference potential and to one of the junctions, and a connection from one of the field-effect transistors to control the second translation device.
Claim 5
Dependent Claim 29 words
The circuit as claimed in claim 1 in which the output means comprises a long-tailed pair of field-effect transistors the gates of which are connected to the respective junctions.

References Cited (Backward Citations)

US3241078A Cited
US3245006A Cited
US3483488A Cited
US3519841A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-06-27 1975-12-27 1976-06-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-06-27 1979-12-27 1980-06-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-06-27 1983-12-27 1984-06-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag