← Back to Patent Explorer
US3671782A Expired / Lapsed US ⏱️ 0.0 years remaining

Sample-hold and read circuit

Assignee: RCA Corp
•
Filing: 1970-12-01
•
Granted: 1972-06-20
•
Expires: 1990-12-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A sample and hold circuit using a first and second operational transconductance amplifier with a voltage storing device connected in circuit between the first and second amplifiers. A sample of the amplitude level of an input signal is stored in the storage device at predetermined times when the first amplifier is rendered operative. The sampled level is provided at the circuit output terminal at other predetermined times when the second amplifier is rendered operative.

Inventors

  • 👤 Harold Allen Wittlinger
  • 👤 Carl Franklin Wheatley Jr
  • 👤 Russell Daniel Knapp

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 22:43
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; G11C27/024; G11C27/026

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 194 words
A sample and hold circuit comprising: first and second operational transconductance amplifiers, each having an inverting and a non-inverting input terminal, a current biasing terminal and an output terminal, the output terminal of the first amplifier being connected to one input terminal of the second amplifier, and one input terminal of the first amplifier being connected to the output terminal of the first amplifier; means for applying an input signal to the other input terminal of the first amplifier; voltage storage means connected between the output terminal of the first amplifier and a point of reference potential; first means connected to the current biasing terminal of the first amplifier for selectively rendering said first amplifier operative at predetermined times; and second means connected to the current biasing terminal of said second amplifier for selectively rendering said second amplifier operative at other predetermined times, an output signal appearing at the second amplifier output terminal at said other predetermined times; said voltage storage means being substantially isolated from said other input terminal of said first amplifier and from said output terminal of said second amplifier during times between said predetermined times and said other predetermined times.
Claim 2
Dependent Claim 194 words
A sample and hold circuit comprising: first and second operational transconductance amplifiers, each having an inverting and a non-inverting input terminal, a current biasing terminal and an output terminal, the output terminal of the first amplifier being connected to one input terminal of the second amplifier, and one input terminal of the first amplifier being connected to the output terminal of the first amplifier; means for applying an input signal to the other input terminal of the first amplifier; voltage storage means connected between the output terminal of the first amplifier and a point of reference potential; first means connected to the current biasing terminal of the first amplifier for selectively rendering said first amplifier operative at predetermined times; and second means connected to the current biasing terminal of said second amplifier for selectively rendering said second amplifier operative at other predetermined times, an output signal appearing at the second amplifier output terminal at said other predetermined times; said voltage storage means being substantially isolated from said other input terminal of said first amplifier and from said output terminal of said second amplifier during times between said predetermined times and said other predetermined times.
Claim 3
Dependent Claim 23 words
The circuit according to claim 1 wherein the other input terminal of the second amplifier is connected to the second amplifier output terminal.
Claim 4
Dependent Claim 25 words
The circuit according to claim 2 wherein a capacitor is connected between the output terminal of the second amplifier and said point of reference potential.
Claim 5
Dependent Claim 59 words
The circuit according to claim 1 further comprising means for applying a comparison signal to the other input terminal of the second amplifier, the polarity of the output signal of said second amplifier being dependent upon the difference in the amplitude levels of the comparison signal and the signal applied to said one input terminal of the second amplifier.
Claim 6
Dependent Claim 22 words
The circuit according to claim 1 wherein said first and second means comprise a source of bias current and a semiconductor switch.
Claim 7
Dependent Claim 222 words
A sample and hold circuit comprising: first and second operational transconductance amplifiers, each having an inverting and a non-inverting input terminal, a current biasing terminal and an output terminal, the output terminal of the first amplifier being connected to the non-inverting input terminal of the second amplifier, and the inverting input terminal of the first amplifier being connected to the output terminal of the first amplifier; means for applying an input signal to the non-inverting input terminal of the first amplifier; voltage storage means connected between the output terminal of the first amplifier and a point of reference potential; first semiconductor switching means connected to the current biasing terminal of the first amplifier for selectively supplying current from a source of current at predetermined times, said first amplifier being rendered operative at said predetermined times; and second semiconductor swiTching means connected to the current biasing terminal of the second amplifier for selectively supplying a current from another source of current at other predetermined times, said second amplifier being rendered operative and supplying an output signal, at the second amplifier output terminal, at said other predetermined times; said voltage storage means being substantially isolated from said non-inverting input terminal of said first amplifier and from said output terminal of said second amplifier during times between said predetermined times and said other predetermined times.
Claim 8
Dependent Claim 222 words
A sample and hold circuit comprising: first and second operational transconductance amplifiers, each having an inverting and a non-inverting input terminal, a current biasing terminal and an output terminal, the output terminal of the first amplifier being connected to the non-inverting input terminal of the second amplifier, and the inverting input terminal of the first amplifier being connected to the output terminal of the first amplifier; means for applying an input signal to the non-inverting input terminal of the first amplifier; voltage storage means connected between the output terminal of the first amplifier and a point of reference potential; first semiconductor switching means connected to the current biasing terminal of the first amplifier for selectively supplying current from a source of current at predetermined times, said first amplifier being rendered operative at said predetermined times; and second semiconductor swiTching means connected to the current biasing terminal of the second amplifier for selectively supplying a current from another source of current at other predetermined times, said second amplifier being rendered operative and supplying an output signal, at the second amplifier output terminal, at said other predetermined times; said voltage storage means being substantially isolated from said non-inverting input terminal of said first amplifier and from said output terminal of said second amplifier during times between said predetermined times and said other predetermined times.

References Cited (Backward Citations)

US3363113A Cited
US3504194A Cited
US3550014A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-06-20 1975-12-20 1976-06-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-06-20 1979-12-20 1980-06-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-06-20 1983-12-20 1984-06-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag