← Back to Patent Explorer
US3665211A Expired / Lapsed US ⏱️ 0.0 years remaining

Surface acoustic wave computer logic elements

Assignee: Boeing North American Inc
•
Filing: 1970-01-11
•
Granted: 1972-05-23
•
Expires: 1990-01-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A complete set of logic elements utilizing the basic combination of two transducers adapted to convert electrical pulses to surface acoustical waves and a third transducer which converts the surface acoustical waves received from the first two transducers to an electrical pulse is disclosed. Surface acoustical waves are utilized to provide logical NAND, logical OR and logical inverter gates.

Inventors

  • 👤 John M Owens
  • 👤 Gary F Sallee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 11:05
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/14

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 104 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first piezoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, a third piezoelectric medium, and a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal.
Claim 2
Dependent Claim 104 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first piezoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, a third piezoelectric medium, and a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal.
Claim 3
Dependent Claim 24 words
A logic element as described in claim 1 wherein there are a plurality of said first transducers and a plurality of said second transducers.
Claim 4
Dependent Claim 19 words
A logic element as described in claim 1 wherein said second transducer is adapted to provide a clock function.
Claim 5
Dependent Claim 24 words
A logic element as described in claim 3 wherein there are a plurality of said first transducers and a plurality of said second transducers.
Claim 6
Dependent Claim 22 words
A logic element as described in claim 1 wherein said third transducer adds said first input signal and said second input signal.
Claim 7
Dependent Claim 118 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first piezoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, said second transducer being wired to said first transducer to provide a given function, a third piezoelectric medium, and a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal.
Claim 8
Dependent Claim 118 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first piezoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, said second transducer being wired to said first transducer to provide a given function, a third piezoelectric medium, and a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal.
Claim 9
Dependent Claim 125 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first peizoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, said second transducer having a phasing relative to said first transducer to provide the desired function of a logic gate element, a third piezoelectric medium, and a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal.
Claim 10
Dependent Claim 125 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first peizoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, said second transducer having a phasing relative to said first transducer to provide the desired function of a logic gate element, a third piezoelectric medium, and a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal.
Claim 11
Dependent Claim 131 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first piezoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, a third piezoelectric medium, a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal, and at least one semiconductor diode connected to said third transducer and adapted to receive said electrical signal, said diode acting as a limiter for said electrical signal.
Claim 12
Dependent Claim 131 words
A logic gate element comprising a first piezoelectric medium, a first transducer positioned on said first piezoelectric medium and combining therewith to convert a first electrical input signal to a surface acoustic wave, a second piezoelectric medium, a second transducer positioned on said second piezoelectric medium and combining therewith to convert a second electrical input signal to a surface acoustic wave, a third piezoelectric medium, a third transducer positioned on said third piezoelectric medium wherein said third transducer and said third piezoelectric medium combine to convert the surface acoustic waves received from said first transducer and said second transducer to an electrical signal, and at least one semiconductor diode connected to said third transducer and adapted to receive said electrical signal, said diode acting as a limiter for said electrical signal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-05-23 1975-11-22 1976-05-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-05-23 1979-11-22 1980-05-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-05-23 1983-11-22 1984-05-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag