US3665173A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Triple modular redundancy/sparing
Assignee: International Business Machines Corp
•
Filing: 1968-09-03
•
Granted: 1972-05-23
•
Expires: 1988-09-03
Abstract
Abstract A computer system of the standby redundancy type including three active logic modules and at least one spare module, characterized by the provision of triple modular redundancy means for correcting and locating the failure of a first one of said active logic modules, in combination with sparing means for reconfiguring the system to by-pass the faulty module and to substitute the spare module therefor. The invention is further characterized by the provision of means for reintroducing the first module into the system upon the detection of failure of another active module.
Inventors
- 👤 Willard G Bouricius
- 👤 William C Carter
- 👤 John P Roth
- 👤 Peter R Schneider
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 17:27
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/18; G06F11/181; G05; G05D; G05D1/00; G05D1/0055; G05D1/0077; G06F11/183; G06F11/184; G06F11/185; G06F11/20; G06F11/202; G06F11/2023; G06F11/2028; H; H03; H03K; H03K19/00; H03K19/003; H03K19/00392; G06F11/2041; G06F11/2043
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
204 words
In a computer system including a plurality of data input busses (A1, A2, A3), a corresponding number of date output busses (B1, B2, B3), a plurality of similar logic modules LM1 - Lmn) the number of which exceeds the number of date input busses, and voter means (V1 - Vn) connecting each of said data input busses with the inputs of each of said logic modules, the improvement which comprises 1. reconfiguration network means (RN) normally connecting the output data busses with the outputs of a first set of said logic modules, respectively, the number of said first set of modules corresponding with the number of said output busses; 2. a plurality of discriminator means (D12, D13, D23) connected between different pairs of said output busses, respectively, each of said discriminator means being operable to produce a detectable signal whenever the date signals on the associated pair of output busses are dissimilar upon failure of a logic module; and 3. sparing means (DL, SR1-SR3) operable in response to said detectable signals for controlling said reconfiguration network means to initially substitute for a temporarily failed given logic module a spare logic module, and to subsequently substitute for a failed logic module said given logic module.
Claim 2
Dependent Claim
204 words
In a computer system including a plurality of data input busses (A1, A2, A3), a corresponding number of date output busses (B1, B2, B3), a plurality of similar logic modules LM1 - Lmn) the number of which exceeds the number of date input busses, and voter means (V1 - Vn) connecting each of said data input busses with the inputs of each of said logic modules, the improvement which comprises 1. reconfiguration network means (RN) normally connecting the output data busses with the outputs of a first set of said logic modules, respectively, the number of said first set of modules corresponding with the number of said output busses; 2. a plurality of discriminator means (D12, D13, D23) connected between different pairs of said output busses, respectively, each of said discriminator means being operable to produce a detectable signal whenever the date signals on the associated pair of output busses are dissimilar upon failure of a logic module; and 3. sparing means (DL, SR1-SR3) operable in response to said detectable signals for controlling said reconfiguration network means to initially substitute for a temporarily failed given logic module a spare logic module, and to subsequently substitute for a failed logic module said given logic module.
Claim 3
Dependent Claim
49 words
a plurality of discriminator means (D12, D13, D23) connected between different pairs of said output busses, respectively, each of said discriminator means being operable to produce a detectable signal whenever the date signals on the associated pair of output busses are dissimilar upon failure of a logic module; and
Claim 4
Dependent Claim
49 words
a plurality of discriminator means (D12, D13, D23) connected between different pairs of said output busses, respectively, each of said discriminator means being operable to produce a detectable signal whenever the date signals on the associated pair of output busses are dissimilar upon failure of a logic module; and
Claim 5
Dependent Claim
70 words
Apparatus as defined in claim 1, wherein said sparing means includes state register means (SR1, SR2, SR3) for controlling the operation of said reconfiguration network means, said state register means including a plurality of state registers the number of which corresponds with the number of input busses, each of said state registers including a number of storage positions corresponding with the total number of said active and spare logic modules.
Claim 6
Dependent Claim
57 words
Apparatus as defined in claim 2, wherein said sparing means further includes failure detection means (111-116) for identifying the failed logic module, and MASK register means including a plurality of cells corresponding with said logic modules, respectively, said MASK register means being operable to store an identifying signal in the cell that corresponds with said failed module.
Claim 7
Dependent Claim
44 words
sparing means (DL, SR1-SR3) operable in response to said detectable signals for controlling said reconfiguration network means to initially substitute for a temporarily failed given logic module a spare logic module, and to subsequently substitute for a failed logic module said given logic module.
Claim 8
Dependent Claim
44 words
sparing means (DL, SR1-SR3) operable in response to said detectable signals for controlling said reconfiguration network means to initially substitute for a temporarily failed given logic module a spare logic module, and to subsequently substitute for a failed logic module said given logic module.
Claim 9
Dependent Claim
62 words
Apparatus as defined in claim 3 wherein said sparing means further includes initially disabled LAST register means for probing successive cells of said MASK register means to determine whether or not a logic module is being used for a second time; and trigger conditioning means for enabling said LAST register means only after the last avaiLable spare logic module is in use.
Claim 10
Dependent Claim
44 words
Apparatus as defined in claim 4, wherein said LAST register means includes counter means for representing the state of said LAST register means, and means responsive to said failure circuit means and said state register means for incrementing the count of said counter means.
Claim 11
Dependent Claim
32 words
Apparatus as defined in claim 4, wherein said sparing means includes TEMP counter means for monitoring successive failures occurring in the logic modules prior to the enabling of said LAST register means.
Claim 12
Dependent Claim
95 words
Apparatus as defined in claim 4, wherein each of said state registers includes three bistable cells for providing true and complement outputs, respectively; and further wherein said MASK register means includes three MASK register control means associated with said state registers and said failure detection means, respectively, each of said control means including a plurality of AND circuits the number of which corresponds with the number of logic modules, respectively, said control means being operable to gate each of the six states of the associated state register with the output of the associated failure means.
Claim 13
Dependent Claim
31 words
Apparatus as defined in claim 7, and further including a plurality of OR-circuit means for connecting groups of the outputs of said MASK register control means with the MASK register cells.
Claim 14
Dependent Claim
138 words
Apparatus as defined in claim 6, wherein said sparing means further includes state register setting means for setting the state registers in their new states, respectively, said setting means comprising three groups of normally disabled AND-circuits associated with said state registers, respectively, each of said AND-circuits having three inputs, clock means for applying an enabling signal to one input of each of said AND-circuits, OR-circuit means for applying the output signals of said TEMP register means and said LAST register means to second inputs or corresponding AND-circuits in each of said groups, respectively, and means for applying the failure signals to all of the third inputs of the AND-circuits of each of said groups, respectively, the outputs of each group of said AND-circuits being connected with the inputs to the cells of the associated state register means, respectively.
Claim 15
Dependent Claim
104 words
Apparatus as defined in claim 9, wherein each of said reconfiguration network means comprises a series of planes the number of which corresponds with the number of individual output lines of a logic module, each of said planes including a plurality of AND-circuits the number of which corresponds with the number of said logic modules, each of said AND-circuits including four input terminals one of which is the corresponding line from said logic module, and means connecting with the remaining three inputs of the AND-circuits of each plane the output lines that correspond with the different binary states of the corresponding state register, respectively.
Claim 16
Dependent Claim
61 words
Apparatus as defined in claim 2, wherein said computer system is of the triple modular redundancy type, said system including three each of said input and output busses, said reconfiguration network means, and said state register means; and further wherein the total number of said logic modules is four, only three of said logic modules being active at a given time.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1975-05-23 | 1975-11-22 | 1976-05-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1979-05-23 | 1979-11-22 | 1980-05-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1983-05-23 | 1983-11-22 | 1984-05-23 | $7700.00 | Window Closed / Lapsed |