← Back to Patent Explorer
US3663746A Expired / Lapsed US ⏱️ 0.0 years remaining

Decoder for decoding the chrominance signal of a color television signal

Assignee: US Philips Corp
•
Filing: 1969-03-24
•
Granted: 1972-05-16
•
Expires: 1989-03-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A decoder circuit for PAL and SECAM television signals which has two reflection type delay lines. A horizontal frequency switch alternately applies the chrominance signal to the delay lines. The switch may be a pair of diodes or transistors. Since each delay line is of the relecting type, it need only contain half of the delay line material normally required.

Inventors

  • 👤 Franciscus Theodorus Backers
  • 👤 Harry Leman Swaluw

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 02:11
CPC Classifications
H; H04; H04N; H04N11/00; H04N11/06; H04N11/18; H04N11/186; H04N11/12; H04N11/14; H04N11/16; H04N11/165

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 177 words
In a circuit for decoding chrominance signals of a color television signal including first and second reflection type delay lines having first and second input-output terminals respectively, switching means responsive to a switching signal for alternately applying said chrominance signals to said delay lines at the line frequency of said television signal, first and second decoder output terminals, and first and second variable impedance networks coupled between said delay line input-output terminals and said decoder output terminals and responsive to said switching signals for alternately attenuating the signals applied to said first and second decoder output terminals, the total electrical length of each delay line corresponding to the period of said line frequency of said television signal whereby at any instant in time an attenuated portion of said chrominance signal is provided at one of said first and second decoder circuit output terminals from said decoder input terminal, and an unattenuated delayed portion of said chrominance signal is provided at the other of said first and second decoder circuit output terminals from one of said delay lines.
Claim 2
Dependent Claim 177 words
In a circuit for decoding chrominance signals of a color television signal including first and second reflection type delay lines having first and second input-output terminals respectively, switching means responsive to a switching signal for alternately applying said chrominance signals to said delay lines at the line frequency of said television signal, first and second decoder output terminals, and first and second variable impedance networks coupled between said delay line input-output terminals and said decoder output terminals and responsive to said switching signals for alternately attenuating the signals applied to said first and second decoder output terminals, the total electrical length of each delay line corresponding to the period of said line frequency of said television signal whereby at any instant in time an attenuated portion of said chrominance signal is provided at one of said first and second decoder circuit output terminals from said decoder input terminal, and an unattenuated delayed portion of said chrominance signal is provided at the other of said first and second decoder circuit output terminals from one of said delay lines.
Claim 3
Dependent Claim 41 words
A circuit as claimed in claim 1 wherein said variable impedance means comprises a diode-resistor circuit, means for biasing one end of each of said impedance means and means for applying switching signals to the other end of said impedance means.
Claim 4
Dependent Claim 35 words
A circuit as claimed in claim 1 wherein said switching signal applying means comprises a plurality of transistors, said transistors having bases coupled to said decoder input terminal and emitters coupled to said impedance means.

References Cited (Backward Citations)

US3134850A Cited
US3267211A Cited
DE1185649B Cited
US3336437A Cited
US3499105A Cited
US3555174A Cited
US3548086A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-05-16 1975-11-15 1976-05-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-05-16 1979-11-15 1980-05-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-05-16 1983-11-15 1984-05-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag