Patent US2360851A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3657701A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital data processing system having a signal distribution system

Assignee: Texas Instruments Inc
•
Filing: 1970-11-02
•
Granted: 1972-04-18
•
Expires: 1990-11-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Logic signals are distributed to a plurality of logic cards in a digital computer. Each logic card taps into a motherboard transmission line with a conductor stub. Signal distribution on the motherboard is along a transmission line of a primary system impedance up to a first stub. At the first stub, signal distribution continues along a secondary impedance line of a suitable impedance such that signal discontinuities due to stubs and loads will be minimized. At a last stub signal distribution continues along a transmission line of the primary system impedance and is terminated in the primary impedance.

Inventors

  • 👤 Emory C Garth

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 10:47
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/16; G06F1/18; H; H01; H01P; H01P5/00; H01P5/02; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H05; H05K; H05K1/00; H05K1/02; H05K1/14

Claims Analysis

Total Claims: 28
Claim 1
Independent Claim 108 words
A digital data processing system, said digital data processing system having a primary impedance and a secondary impedance, and comprising: a. a first conducting means of the primary impedance of said digital data processing system; b. second conducting means of a secondary impedance connected to said first conducting means; c. a plurality of logic cards each including thereon a conducting means and one or more logic circuits; d. a plurality of connecting means for connecting said conducting means of said logic cards to said second conducting means; and e. third conducting means of said primary impedance connected to said second conducting means and terminated in said primary impedance.
Claim 2
Dependent Claim 108 words
A digital data processing system, said digital data processing system having a primary impedance and a secondary impedance, and comprising: a. a first conducting means of the primary impedance of said digital data processing system; b. second conducting means of a secondary impedance connected to said first conducting means; c. a plurality of logic cards each including thereon a conducting means and one or more logic circuits; d. a plurality of connecting means for connecting said conducting means of said logic cards to said second conducting means; and e. third conducting means of said primary impedance connected to said second conducting means and terminated in said primary impedance.
Claim 3
Dependent Claim 18 words
The system of claim 1 wherein said conducting means on said logic cards is of said primary impedance.
Claim 4
Dependent Claim 8 words
a second conducting Means of a secondary impedance;
Claim 5
Dependent Claim 8 words
a second conducting Means of a secondary impedance;
Claim 6
Dependent Claim 31 words
one or more logic circuits; and c. a plurality of connecting means for connecting said conducting means of said logic cards to said second conducting means of said signal distribution boards.
Claim 7
Dependent Claim 31 words
one or more logic circuits; and c. a plurality of connecting means for connecting said conducting means of said logic cards to said second conducting means of said signal distribution boards.
Claim 8
Dependent Claim 15 words
a third conducting means of the primary impedance of said digital data processing system; and
Claim 9
Dependent Claim 15 words
a third conducting means of the primary impedance of said digital data processing system; and
Claim 10
Dependent Claim 18 words
The system of claim 1 wherein said conducting means on said logic cards is of said secondary impedance.
Claim 11
Dependent Claim 15 words
The system of claim 1 wherein said secondary impedance is higher than said primary impedance.
Claim 12
Dependent Claim 18 words
a termination means for terminating said transmission line; b. a plurality of logic cards each comprised as follows:
Claim 13
Dependent Claim 18 words
a termination means for terminating said transmission line; b. a plurality of logic cards each comprised as follows:
Claim 14
Dependent Claim 32 words
The system of claim 1 wherein said second conducting means and/or said conducting means on each of said logic cards are of predetermined length which is dependent upon system signal discontinuity requirements.
Claim 15
Dependent Claim 42 words
A digital data processing system, said digital data processing system having a primary impedance and a secondary impedance, and comprising: a. a plurality of signal distribution boards, each of said boards containing thereon one or more transmission lines each comprised as follows:
Claim 16
Dependent Claim 42 words
A digital data processing system, said digital data processing system having a primary impedance and a secondary impedance, and comprising: a. a plurality of signal distribution boards, each of said boards containing thereon one or more transmission lines each comprised as follows:
Claim 17
Dependent Claim 32 words
The system of claim 6 wherein said second conducting means and/or said conducting means on each of said logic cards are of predetermined length which is dependent upon system signal discontinuity requirements.
Claim 18
Dependent Claim 18 words
The system of claim 7 wherein said conducting means on said logic cards is of said primary impedance.
Claim 19
Dependent Claim 15 words
The system of claim 7 wherein said termination means is provided on said logic cards.
Claim 20
Dependent Claim 14 words
The system of claim 7 wherein said signal distribution boards are multilayer circuit boards.
Claim 21
Dependent Claim 18 words
The system of claim 10 wherein said multilayer circuit boards are comprised of alternate signal and voltage planes.
Claim 22
Dependent Claim 23 words
The system of claim 10 wherein said signal distribution boards contain plated holes into which connectors plug, into which said logic cards plug.
Claim 23
Dependent Claim 13 words
The system of claim 12 wherein said logic cards are multilayer circuit boards.
Claim 24
Dependent Claim 18 words
The system of claim 13 wherein said multilayer circuit boards are comprised of alternate signal and voltage planes.
Claim 25
Dependent Claim 21 words
The system of claim 13 wherein the leads on said logic circuits are soldered into plated holes in said logic cards.
Claim 26
Independent Claim 89 words
A method of distributing a logic signal to a plurality of logic cards within a digital processing system, comprising: a. transmitting said logic signal over a transmission line of the primary impedance of said digital processing system; b. then transmitting said logic signal over a transmission line of a secondary impedance; c. tapping into said secondary impedance transmission line at spaced intervals and transmitting the signal received thereby over a length of transmission line to logic cards; and d. terminating said secondary impedance transmission line in said primary impedance.
Claim 27
Independent Claim 89 words
A method of distributing a logic signal to a plurality of logic cards within a digital processing system, comprising: a. transmitting said logic signal over a transmission line of the primary impedance of said digital processing system; b. then transmitting said logic signal over a transmission line of a secondary impedance; c. tapping into said secondary impedance transmission line at spaced intervals and transmitting the signal received thereby over a length of transmission line to logic cards; and d. terminating said secondary impedance transmission line in said primary impedance.
Claim 28
Dependent Claim 24 words
The method of claim 16 wherein said spaced intervals and said length of transmission line are dependently determined in order to minimize signal discontinuities.

References Cited (Backward Citations)

US3237164A Cited
US3519959A Cited
US3438029A Cited
US3568000A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-04-18 1975-10-18 1976-04-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-04-18 1979-10-18 1980-04-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-04-18 1983-10-18 1984-04-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag