US3649849A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Triggering circuits for gate-controlled full-wave alternating current semiconductor switches
Assignee: Cooper Industries LLC
•
Filing: 1970-09-18
•
Granted: 1972-03-14
•
Expires: 1990-09-18
Abstract
Abstract Trigger circuits for rendering conductive a gate-controlled full-wave alternating current semiconductor switch (thyristor) by generating triggering pulses which are synchronized with the alternating current voltage applied to the main terminals of said switch so that said triggering pulses are provided to the gate of the switch as said alternating current voltage wave passes through the null point.
Inventors
- 👤 Francis A Mcguirk Jr
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 23:41
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/13; H03K17/136
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
156 words
A pulse-generating circuit for triggering full-wave alternating current semiconductor switch having a controlling gate terminal and first and second main terminals, said pulsegenerating circuit comprising: 1. input circuit means comprising a voltage divider formed by first and second series-connected resistances; and 2. amplifier means comprising a first-stage transistor having a collector connected to a base of a second-stage transistor having an emitter-follower impedance, and having an input terminal connected to the junction of said first and second resistances, and having an output terminal connected through a third resistance to the gate terminal of the semiconductor switch said amplifier means being operative to generate trigger pulses at said output terminal in synchronization with the alternating-current voltage across a load circuit including said first and second main terminals of said switch when a predetermined input signal comprising a full-wave rectified voltage in synchronization with the alternating-current voltage across the load circuit is applied to said input circuit means.
Claim 2
Dependent Claim
156 words
A pulse-generating circuit for triggering full-wave alternating current semiconductor switch having a controlling gate terminal and first and second main terminals, said pulsegenerating circuit comprising: 1. input circuit means comprising a voltage divider formed by first and second series-connected resistances; and 2. amplifier means comprising a first-stage transistor having a collector connected to a base of a second-stage transistor having an emitter-follower impedance, and having an input terminal connected to the junction of said first and second resistances, and having an output terminal connected through a third resistance to the gate terminal of the semiconductor switch said amplifier means being operative to generate trigger pulses at said output terminal in synchronization with the alternating-current voltage across a load circuit including said first and second main terminals of said switch when a predetermined input signal comprising a full-wave rectified voltage in synchronization with the alternating-current voltage across the load circuit is applied to said input circuit means.
Claim 3
Dependent Claim
114 words
amplifier means comprising a first-stage transistor having a collector connected to a base of a second-stage transistor having an emitter-follower impedance, and having an input terminal connected to the junction of said first and second resistances, and having an output terminal connected through a third resistance to the gate terminal of the semiconductor switch said amplifier means being operative to generate trigger pulses at said output terminal in synchronization with the alternating-current voltage across a load circuit including said first and second main terminals of said switch when a predetermined input signal comprising a full-wave rectified voltage in synchronization with the alternating-current voltage across the load circuit is applied to said input circuit means.
Claim 4
Dependent Claim
114 words
amplifier means comprising a first-stage transistor having a collector connected to a base of a second-stage transistor having an emitter-follower impedance, and having an input terminal connected to the junction of said first and second resistances, and having an output terminal connected through a third resistance to the gate terminal of the semiconductor switch said amplifier means being operative to generate trigger pulses at said output terminal in synchronization with the alternating-current voltage across a load circuit including said first and second main terminals of said switch when a predetermined input signal comprising a full-wave rectified voltage in synchronization with the alternating-current voltage across the load circuit is applied to said input circuit means.
Claim 5
Dependent Claim
24 words
A pulse-generating circuit for triggering full-wave alternating current semiconductor switch having controlling gate terminal and first and second main terminals, said pulse-generating circuit comprising:
Claim 6
Dependent Claim
24 words
A pulse-generating circuit for triggering full-wave alternating current semiconductor switch having controlling gate terminal and first and second main terminals, said pulse-generating circuit comprising:
Claim 7
Dependent Claim
46 words
second circuit means operative in respoNse to said intermediate signal from said first circuit means to generate a series of output pulses in synchronization with the alternating-current voltage applied to a load circuit having the first and second main terminals of the semiconductor switch connected therein.
Claim 8
Dependent Claim
46 words
second circuit means operative in respoNse to said intermediate signal from said first circuit means to generate a series of output pulses in synchronization with the alternating-current voltage applied to a load circuit having the first and second main terminals of the semiconductor switch connected therein.
Claim 9
Dependent Claim
52 words
The pulse-generating circuit according to claim 2 wherein said first circuit means further comprises phase-shifting circuit means operative to vary the phase relationship of each output pulse with respect to the alternating-current voltage wave applied to the load circuit having the first and second main terminals of the semiconductor switch connected therein.
Claim 10
Dependent Claim
38 words
The pulse-generating circuit according to claim 2 wherein said first and second switching means have a common output resistance, the high side of which is connected to a control terminal to which said predetermined input signal is applied.
Claim 11
Dependent Claim
18 words
The pulse-generating circuit according to claim 2 wherein said predetermined input signal is a substantially null direct-current voltage.
Claim 12
Dependent Claim
33 words
The pulse-generating circuit according to claim 2 wherein said second circuit means comprises a first-stage transistor having its collector connected to the base of a second-stage transistor having an emitter - follower impedance.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1975-03-14 | 1975-09-13 | 1976-03-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1979-03-14 | 1979-09-13 | 1980-03-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1983-03-14 | 1983-09-13 | 1984-03-14 | $7700.00 | Window Closed / Lapsed |