← Back to Patent Explorer
US3626426A Expired / Lapsed US ⏱️ 0.0 years remaining

Phased locked loops

Assignee: Northrop Grumman Space and Mission Systems Corp
•
Filing: 1970-01-29
•
Granted: 1971-12-07
•
Expires: 1990-01-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus for rapid automatic signal acquisition having multiple phase-locked loops with coherently related output signal frequencies. The first phase-locked loop is responsive to a first input signal for generating a first output signal having substantially the same frequency as the first input signal. The second phase-locked loop is responsive to a second input signal for generating a second output signal having substantially the same frequency as the second input signal. A signal generator provides a phase-lock signal to phase-lock the second loop. Another signal generator generates a signal which indicates phase-lock of both the first and second loops. An integrator having short and long time constant circuit portions is provided in the second loop such that upon being suitably switched it provides either a fast or slow signal response to the second loop. A switch mechanism normally applies the phase-lock signal to the second loop, and switches the integrator so as to provide the second loop with the short time constant circuit portion and accordingly a fast signal response until the second loop becomes phase locked. The switch mechanism then applies the second input signal to the second loop, and so switches the integrator in the second loop as to provide it with the long time constant circuit portion and slow signal response when the phase-lock indicating signal indicates that both loops are phase locked.

Inventors

  • 👤 Richard Steinberg

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 20:07
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/07; Y; Y10; Y10S; Y10S331/00; Y10S331/02

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 189 words
In combination: a first phase-lock loop responsive to a first input signal for generating a first output signal having substantially the same frequency as said first input signal; a second phase-lock loop responsive to a second input signal for generating a second output signal having substantially the same frequency as said second input signal; integrator means having a short time constant circuit portion for providing said second loop with a fast signal response and a long time constant circuit portion for providing said second loop with a slow signal response when connected to said second loop, respectively; means responsive to said first output signal for generating a phase-lock signal capable of phase locking said second loop; means for generating an indicator signal, indicating phase lock of said first and second loops; and switch means for applying said phase-lock signal and connecting said short time constant circuit portion to said second loop until said second loop is phase locked, and for applying said second input signal and connecting said long time constant circuit portion to said second loop in response to said indicator signal when said loops are phase locked.
Claim 2
Dependent Claim 189 words
In combination: a first phase-lock loop responsive to a first input signal for generating a first output signal having substantially the same frequency as said first input signal; a second phase-lock loop responsive to a second input signal for generating a second output signal having substantially the same frequency as said second input signal; integrator means having a short time constant circuit portion for providing said second loop with a fast signal response and a long time constant circuit portion for providing said second loop with a slow signal response when connected to said second loop, respectively; means responsive to said first output signal for generating a phase-lock signal capable of phase locking said second loop; means for generating an indicator signal, indicating phase lock of said first and second loops; and switch means for applying said phase-lock signal and connecting said short time constant circuit portion to said second loop until said second loop is phase locked, and for applying said second input signal and connecting said long time constant circuit portion to said second loop in response to said indicator signal when said loops are phase locked.
Claim 3
Dependent Claim 32 words
The combination of claim 1 wherein said phase-lock signal-generating means comprises: frequency-divider means responsive to said first output signal for generating said phase-lock signal having the frequency of said second output signal.
Claim 4
Dependent Claim 74 words
The combination of claim 1 wherein said indicating signal generating means comprises: first lock-indicator means responsive to said first input and output signals for generating a signal indicating phase lock of said first loop; second lock-indicator means responsive to said second input and output signals for generating a signal indicating phase lock of said second loop; and AND-gate means responsive to said first and second loop phase-lock indicating signals for generating said indicator signal.
Claim 5
Dependent Claim 50 words
The combination of claim 1 wherein said phase-lock signal generating means comprises: frequency-multiplier means responsive to said second output signal for generating a signal having the frequency of said first output signal; and phase-detector means responsive to said first output signal and said frequency-multiplier signal for generating said phase-lock signal.
Claim 6
Dependent Claim 153 words
The combination of claim 1 wherein said indicating signal generating means comprises: first lock-indicator means responsive to said first input and output signals for generating a signal indicating phase lock of said first loop; second lock-indicator means responsive to said second input and output signals for generating a signal indicating phase lock of said second loop; means for multiplying said second output signal to provide a converted second output signal having the same frequency as said first output signal; third lock-indicator means responsive to said first output signal and said converted second output signal for generating a signal indicating phase lock of said second loop; OR gate means responsive to signals generated by either of said second and third lock-indicator means for generating a gating signal indicating phase lock of said second loop; and AND-gate means responsive to said first looP phase-lock indicating signal and said gating signal for generating said indicator signal.
Claim 7
Dependent Claim 100 words
The combination of claim 1 wherein said switch means comprises: a first switch for applying said phase-lock signal to said second loop until said second loop is phased locked, and for applying said second input signal to said second loop in response to said indicator signal when said loops are phase locked; and a second switch for connecting said short time constant circuit portion to said second loop until said second loop is phase locked and for connecting said long time constant circuit portion to said second loop in response to said indicator signal when said loops are phase locked.
Claim 8
Dependent Claim 100 words
The combination of claim 1 wherein said switch means comprises: a first switch for applying said phase-lock signal to said second loop until said second loop is phase locked, and for connecting said short time constant circuit portion to said second loop until said second loop is phase locked; and a second switch for applying said second input signal to said second loop in response to said indicator signal when said loops are phase locked, and for connecting said long time constant circuit portion to said second loop in response to said indicator signal when said loops are phase locked.

References Cited (Backward Citations)

US3181122A Cited
US3444471A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-12-06 1975-06-07 1975-12-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-12-06 1979-06-07 1979-12-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-12-06 1983-06-07 1983-12-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag