← Back to Patent Explorer
US3622384A Expired / Lapsed US ⏱️ 0.0 years remaining

Microelectronic circuits and processes for making them

Assignee: NAT RES DEV
•
Filing: 1969-09-03
•
Granted: 1971-11-23
•
Expires: 1989-09-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a process for making a multilayer microelectronic circuit by successive screen-printing operations, at least one layer of the circuit is formed by screen printing a first conductor pattern of conductor material and a first insulating pattern of insulating material, the insulating pattern being substantially complementary to the conductor pattern so that inked areas of the insulating pattern adjoin but do not overlap inked areas of the conductor pattern and together the conductor pattern and the insulator pattern present a substantially flat surface for receiving further screen-printed patterns to form the microelectronic circuit. A second insulating layer may be formed with a pattern of apertures where through-connections to the first conductor pattern are required, and these apertures filled with conductive material and a second conductor pattern printed over the second insulating layer in a single operation. An aperture may be provided in every pattern of every layer to form a recess in which a semiconductor chip can be mounted.

Inventors

  • 👤 Norman Davey
  • 👤 Geoffrey Roger Loasby

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 08:26
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/46; H05K3/4644; H05K3/4664; H10; H10D; H10D86/00; H10D86/80; H10D86/85; H05K3/4697; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W70/685; H10W72/00; H10W72/071; H10W72/075; H10W72/07531; H10W72/07532; H10W72/50; H10W72/531; H10W72/5363; H10W90/00; H10W90/701; H10W90/751; H10W90/754; Y; Y10; Y10S; Y10S428/00; Y10S428/901; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49165; Y10T428/00; Y10T428/24; Y10T428/24802; Y10T428/24851; Y10T428/24917

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 167 words
A process for manufacturing a microelectronic circuit which comprises the operations of preparing an insulating substrate having a smooth flat surface, screen-printing a first conductor pattern of conductive material on said smooth flat surface, drying and heat treating said first conductor pattern to stabilize it, screen-printing a first insulating pattern of insulating material on said surface, said first insulating pattern being substantially complementary to said first conductor pattern so that inked areas of said first insuLating pattern adjoin but do not overlap inked areas of said first conductor pattern, and together the said first conductor pattern and the said first insulating pattern form a first layer of the circuit presenting a substantially flat surface, drying and heat treating said first insulating pattern to stabilize it, and performing further screen-printing, drying and heat-treatment operations sequentially to build up, over said first conductor pattern and said first insulating pattern, further circuit layers comprising further conductor patterns and further insulating patterns, having interconnections as required to form the microelectronic circuit.
Claim 2
Dependent Claim 132 words
A process for manufacturing a microelectronic circuit as claimed in claim 2 wherein the said further operations comprise screen-printing a second insulating pattern of insulating material over said first conductor pattern and said first insulating pattern, the said second insulating pattern having noninked apertures where through-connections to inked areas of the first conductor pattern are required, drying and heat treating said second insulating pattern to stabilize it, screen-printing a second conductor pattern of conductive material over said second insulating pattern, the said second conductor pattern having inked areas extending over the said noninked apertures of said second insulating pattern so that the ink printed therein will also fill said apertures and form the required through-connections to said first conductor pattern, and drying and heat treating said second conductor pattern to stabilize it.
Claim 3
Dependent Claim 126 words
A process as claimed in claim 2 and wherein the insulator material consists essentially of a glaze composition mixed with from about 10 to about 40 percent by weight of particles of one or more refractory oxides selected from the group comprising alumina, beryllia, zirconia, calcium oxide and magnesium oxide and a suitable screen-printing medium wherein the glaze composition consists of powdered glass or a mixture of powdered glasses which when fused together will be compatible with the refractory oxide particles used and into which the oxide of the refractory particles will diffuse when the glaze composition is melted, thereby tending to raise the fusion temperature of the glaze composition during prolonged or successive heat treatments at temperature sufficient to cause fusion of the glaze composition.
Claim 4
Dependent Claim 167 words
A process for manufacturing a microelectronic circuit which comprises the operations of preparing an insulating substrate having a smooth flat surface, screen-printing a first conductor pattern of conductive material on said smooth surface, drying said first conductor pattern, screen-printing a first insulating pattern of insulating material on said surface, said first insulating pattern being substantially complementary to said first conductor pattern so that inked areas of said first insulating pattern adjoin but do not overlap inked areas of said first conductor pattern, and together the said first conductor pattern and the said first insulating pattern form a first layer of the circuit presenting a substantially flat surface, drying said first insulating pattern and heat treating the assembly to stabilize said first conductor pattern and said first insulating pattern, and performing further screen-printing, drying and heat-treatment operations sequentially to build up, over said first conductor pattern and said first insulating pattern, further circuit layers comprising further conductor patterns and further insulating patterns as required to form the circuit.
Claim 5
Dependent Claim 126 words
A process as claimed in claim 5 and wherein the insulator material consists essentially of a glaze composition mixed with from about 10 to about 40 percent by weight of particles of one or more refractory oxides selected from the group comprising alumina, beryllia, zirconia, calcium oxide and magnesium oxide and a suitable screen-printing medium wherein the glaZe composition consists of powdered glass or a mixture of powdered glasses which when fused together will be compatible with the refractory oxide particles used and into which the oxide of the refractory particles will diffuse when the glaze composition is melted, thereby tending to raise the fusion temperature of the glaze composition during prolonged or successive heat treatments at temperature sufficient to cause fusion of the glaze composition.
Claim 6
Dependent Claim 205 words
A microelectronic circuit comprising a substrate and at least three layers of material superimposed on said substrate, of which at least one of the said layers comprises a screen-printed conductor pattern of conductive material and a screen-printed insulating pattern of insulating material, the said screen-printed insulating pattern being substantially complementary to the said screen-printed conductor pattern, so that inked areas of the insulating pattern adjoin but do not overlap inked areas of the conductor pattern and together the said insulating pattern and the said conductor pattern provide a substantially flat surface on which upper layers of the circuit are screen-printed, and wherein the said insulating material consists essentially of a glaze composition mixed with from about 10 to about 40 percent by weight of particles of one or more refractory oxides selected from the group comprising alumina, beryllia, zirconia, calcium oxide and magnesium oxide, the said glaze composition being fused in situ and being composed of glassy material, compatible with the selected refractory oxides, into which the selected refractory oxide will diffuse when the glaze composition is fused thereby tending to increase the fusion temperature of the glaze composition during prolonged or successive heat treatments at temperatures sufficient to cause fusion of the glaze composition.
Claim 7
Dependent Claim 57 words
A microelectronic circuit as claimed in claim 7 and wherein at least one recess is formed by noninked areas in every pattern of every layer, a device formed on a semiconductor chip is located in said recess, and contact areas on said device are electrically connected to conductive contact areas in the uppermost layer of the circuit.
Claim 8
Dependent Claim 236 words
A microelectronic circuit comprising an insulating substrate having a substantially flat surface, a first conductor pattern of a conductive material and a first insulating pattern of an insulating material both formed on the said substantially flat surface so that the said conductor pattern forms boundaries of the said insulating pattern and together they form a substantially flat surface, a layer of an insulating material of substantially uniform thickness formed on and extending over said first conductor pattern and said first insulating pattern but leaving some portions of said first conductor pattern exposed, a second conductor pattern of a conductor material formed on the said layer of insulating material and also extended to make connection with said exposed portions of said first conductor pattern, wherein the insulating material of the said first insulating pattern and the said layer consists essentially of a glaze composition mixed with from about 10 to about 40 percent by weight of particles of one or more refractory oxides selected from the group comprising alumina, beryllia, zirconia, calcium oxide and magnesium oxide, the said glaze composition being fused in situ and being composed of glassy material, compatible with the selected refractory oxides, into which the selected refractory oxide will diffuse when the glaze composition is fused thereby tending to increase the fusion temperature of the glaze composition during prolonged or successive heat treatments at temperatures sufficient to cause fusion of the glaze composition.
Claim 9
Dependent Claim 51 words
A microelectronic circuit as claimed in claim 9 and wherein said layer of insulating material is formed with a pattern of noninked apertures in it, each aperture being filled with conductor material integral with the said seCond conductor pattern and making electrical contact to a part of said first conductor pattern.
Claim 10
Dependent Claim 57 words
A microelectronic circuit as claimed in claim 9 and wherein at least one recess is formed by noninked areas in every pattern of every layer, a device formed on a semiconductor chip is located in said recess, and contact areas on said device are electrically connected to conductive contact areas in the uppermost layer of the circuit.
Claim 11
Dependent Claim 132 words
A process for manufacturing a microelectronic circuit as claimed in claim 5 wherein the said further operations comprise screen-printing a second insulating pattern of insulating material over said first conductor pattern and said first insulating pattern, the said second insulating pattern having noninked apertures where through-connections to inked areas of the first conductor pattern are required, drying and heat treating said second insulating pattern to stabilize it, screen-printing a second conductor pattern of conductive material over said second insulating pattern, the said second conductor pattern having inked areas extending over the said noninked apertures of said second insulating pattern so that the ink printed therein will also fill said apertures and form the required through-connections to said first conductor pattern, and drying and heat treating said second conductor pattern to stabilize it.

References Cited (Backward Citations)

US2692321A Cited
US3169892A Cited
US3374110A Cited
US3391454A Cited
US3317653A Cited
US3434877A Cited
US3513022A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-11-22 1975-05-24 1975-11-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-11-22 1979-05-24 1979-11-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-11-22 1983-05-24 1983-11-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag