← Back to Patent Explorer
US3615946A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of embedding semiconductor chip within a dielectric layer flush with surface

Assignee: General Electric Co
•
Filing: 1967-12-01
•
Granted: 1971-10-26
•
Expires: 1987-12-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of embedding a semiconductor chip within a dielectric bonding layer, normally employed to bond said chip to a dielectric supporting substrate, so that the metallized face of said chip is flush with an extremely smooth surface of the dielectric layer. The present method permits readily made coplanar connections between the chip''s contact electrodes and conductive patterns that may be formed contiguous with the dielectric layer surface. In performing the process, a chip is set upon the layer of dielectric material. A thin sheet of metal is placed over the chip and the surface of the dielectric layer. A platen, the face of which is ground flat to a high degree of smoothness, is pressed down upon the metal sheet in the presence of heat applied to said dielectric layer until the face of the chip becomes flush with the surface of said layer. The platen is removed and the metal sheet etched away.

Inventors

  • 👤 Gerald G Palmer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 01:48
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/30; H10W72/071; H10W72/073; H10W72/07331; H10W72/07337; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49146; Y10T74/00; Y10T74/18; Y10T74/18056; Y10T74/18272

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 37 words
A method of embedding a semiconductor chip as in claim 1 wherein said dielectric layer is a thermoplastic material, which further includes heating the dielectric layer prior to pressing and cooling of said layer prior to etching.
Claim 2
Dependent Claim 34 words
A method of embedding a semiconductor chip as in claim 2 wherein said dielectric layer is supported by a dielectric substrate which includes placing said substrate upon a padded bottom platen prior to heating.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-10-25 1975-04-26 1975-10-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-10-25 1979-04-26 1979-10-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-10-25 1983-04-26 1983-10-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag