← Back to Patent Explorer
US3613017A Expired / Lapsed US ⏱️ 0.0 years remaining

Logic circuit

Assignee: Science Accessories Corp
•
Filing: 1969-04-28
•
Granted: 1971-10-12
•
Expires: 1989-04-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A monostable multivibrator circuit for producing a pulse of a fixed duration including a first D-type flip-flop having set, reset, clock and delay inputs, and a second D-type flip-flop having set, reset, clock and delay inputs. A trigger pulse triggers a change in state of the first D-type flip-flop, in turn causing a change in state in the second D-type flip-flop. The output of the second D-type flip-flop contains a capacitor storage circuit which serves to bypass the change in state of the second D-type flip-flop for a predetermined delay time, and feedback an exponentially increasing level to the first D-type flip-flop. When the charge across the capacitor reaches the threshold level of the first D-type flip-flop, the first flipflop output again changes condition, causing the second output to change correspondingly.

Inventors

  • 👤 Joseph A Howells

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 11:23
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00392; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/284; H03K5/00; H03K5/01; H03K5/04; H10; H10P; H10P95/00

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 274 words
A monostable pulse generator comprising first and second bistable circuits each having a first input for switching the state of said bistable circuit in response to a shift in level in excess of a threshold level on said first input in a first direction, and a second input for switching the state of said bistable circuit in response to a shift in level on said second input in a second direction, means for applying a trigger pulse in said second direction to the second input of said first bistable circuit, the output of said first bistable circuit responding to said trigger pulse for shifting the level thereon in said first direction, means applying said first bistable circuit output to said first and second input of said second bistable circuit, said second bistable circuit responsive to said first direction level shift of said first bistable circuit output for shifting the level of the output of said second bistable circuit in said first direction, capacitive storage means coupled to said second bistable circuit output and responsive to said shift in level thereon for producing an output level increasing exponentially over a time period in said first direction, and means coupling said storage means output level to the first input of said first bistable circuit, said first bistable circuit output undergoing a shift in level in said second direction as said level applied to said first input of said first bistable circuit exceeds said threshold level of said first bistable circuit, said second bistable circuit responsive to said latter shift in level through said second input thereof for restoring said second bistable circuit to its initial condition.
Claim 2
Dependent Claim 274 words
A monostable pulse generator comprising first and second bistable circuits each having a first input for switching the state of said bistable circuit in response to a shift in level in excess of a threshold level on said first input in a first direction, and a second input for switching the state of said bistable circuit in response to a shift in level on said second input in a second direction, means for applying a trigger pulse in said second direction to the second input of said first bistable circuit, the output of said first bistable circuit responding to said trigger pulse for shifting the level thereon in said first direction, means applying said first bistable circuit output to said first and second input of said second bistable circuit, said second bistable circuit responsive to said first direction level shift of said first bistable circuit output for shifting the level of the output of said second bistable circuit in said first direction, capacitive storage means coupled to said second bistable circuit output and responsive to said shift in level thereon for producing an output level increasing exponentially over a time period in said first direction, and means coupling said storage means output level to the first input of said first bistable circuit, said first bistable circuit output undergoing a shift in level in said second direction as said level applied to said first input of said first bistable circuit exceeds said threshold level of said first bistable circuit, said second bistable circuit responsive to said latter shift in level through said second input thereof for restoring said second bistable circuit to its initial condition.
Claim 3
Dependent Claim 64 words
The combination of claim 1 wherein each of said bistable circuits are D-type flip-flops, each said first input being a clock input, each said second input being a set input, and each further including a delay input and a reset input, means connecting both said delay inputs to a first reference point, and means connecting both said reset inputs to a second reference point.
Claim 4
Dependent Claim 41 words
The combination of claim 1 wherein said storage means comprises a capacitor and resistor series connected between a point of potential and a reference point, and said second bistable circuit output is connected to the junction of said resistor and capacitor.
Claim 5
Dependent Claim 41 words
The combination of claim 2 wherein said storage means comprises a capacitor and resistor series connected between a point of potential and said reference point, and said second bistable circuit output is connected to the junction of said resistor and capacitor.

References Cited (Backward Citations)

US3200340A Cited
US3497725A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-10-11 1975-04-12 1975-10-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-10-11 1979-04-12 1979-10-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-10-11 1983-04-12 1983-10-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag