← Back to Patent Explorer
US3603892A Expired / Lapsed US ⏱️ 0.0 years remaining

High voltage transistor amplifier with constant current load

Assignee: Individual
•
Filing: 1969-10-10
•
Granted: 1971-09-07
•
Expires: 1989-10-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An amplifying circuit is disclosed wherein a constant current source is used as the collector load for an output amplifying transistor to provide high gain voltage amplification. The amplifying circuit has an high output impedance operable from a high DC supply voltage. The constant current source in one embodiment comprises a plurality of cascade connected transistors, having their base bias'' fixedly determined by either diodes or voltage cells. The number of cascade connected transistors may be varied to accommodate any supply voltage level while insuring that each load transistor operates below its avalanche breakdown range.

Inventors

  • 👤 John E Guisinger
  • 👤 George W Lewicki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 23:42
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/42

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 179 words
In a transistor amplifier circuit including an output amplifying transistor and a source of supply voltage, a collector load for said output amplifying transistor comprising: a plurality of cascade connected load transistors having their collector-emitter terminals in series electrical configuration, said series electrical configuration being connected between the source of supply voltage and the collector terminal of said output amplifying transistor: switch means for energizing and deenergizing said amplifier circuit; and bias means fixedly biasing the base electrodes of said plurality of load transistors whereby said plurality of load transistors supplies a constant current to the collector terminal of said output amplifying transistor, said bias means including: a plurality of bias cells, one each connected between the base and emitter terminals of each of said plurality of load transistors, choke means connected in series electrical configuration with said bias cells to isolate said base terminal from AC signal components and means responsive to the deenergizing of said amplifier circuit to disconnect said bias cells whereby no power will be drawn from said cells when said amplifying circuit is deenergized.
Claim 2
Dependent Claim 179 words
In a transistor amplifier circuit including an output amplifying transistor and a source of supply voltage, a collector load for said output amplifying transistor comprising: a plurality of cascade connected load transistors having their collector-emitter terminals in series electrical configuration, said series electrical configuration being connected between the source of supply voltage and the collector terminal of said output amplifying transistor: switch means for energizing and deenergizing said amplifier circuit; and bias means fixedly biasing the base electrodes of said plurality of load transistors whereby said plurality of load transistors supplies a constant current to the collector terminal of said output amplifying transistor, said bias means including: a plurality of bias cells, one each connected between the base and emitter terminals of each of said plurality of load transistors, choke means connected in series electrical configuration with said bias cells to isolate said base terminal from AC signal components and means responsive to the deenergizing of said amplifier circuit to disconnect said bias cells whereby no power will be drawn from said cells when said amplifying circuit is deenergized.
Claim 3
Dependent Claim 163 words
A high gain, high output voltage amplifier circuit comprising: an amplifying stage including a first transistor having a base electrode, a collector electrode and an emitter electrode; an input terminal connected to said base electrode adapted to apply input signals to said amplifying stage; an output terminal connected to said collector electrode adapted to provide output signals from said amplifying stage; a source of DC voltage; a constant current source, connected between said source and said collector electrode for providing a predetermined constant amount of current to said first transistor, said constant current source including a plurality of serially connected load transistor circuits each including a second transistor having a base electrode, collector electrode and an emitter electrode, a Zener diode connected to the base electrode of said second transistor for fixing the voltage at which said base electrode is biased, and a capacitor connected in parallel with said Zener diode for immunizing said Zener diode from the effects of AC input signals.
Claim 4
Dependent Claim 163 words
A high gain, high output voltage amplifier circuit comprising: an amplifying stage including a first transistor having a base electrode, a collector electrode and an emitter electrode; an input terminal connected to said base electrode adapted to apply input signals to said amplifying stage; an output terminal connected to said collector electrode adapted to provide output signals from said amplifying stage; a source of DC voltage; a constant current source, connected between said source and said collector electrode for providing a predetermined constant amount of current to said first transistor, said constant current source including a plurality of serially connected load transistor circuits each including a second transistor having a base electrode, collector electrode and an emitter electrode, a Zener diode connected to the base electrode of said second transistor for fixing the voltage at which said base electrode is biased, and a capacitor connected in parallel with said Zener diode for immunizing said Zener diode from the effects of AC input signals.

References Cited (Backward Citations)

US2845574A Cited
US3024422A Cited
GB981639A Cited
US3339147A Cited
US3487322A Cited
US3451001A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-09-06 1975-03-08 1975-09-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-09-06 1979-03-08 1979-09-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-09-06 1983-03-08 1983-09-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag