← Back to Patent Explorer
US3600607A Expired / Lapsed US ⏱️ 0.0 years remaining

Gate device triggered for passages through zero

Assignee: Commissariat à l'Énergie Atomique et Aux Énergies Alternatives
•
Filing: 1968-12-03
•
Granted: 1971-08-17
•
Expires: 1988-12-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A gate device has two stable states and a variable threshold voltage utilizing the properties of the differential amplifiers. Two transistors having the same emitter circuit have their collectors connected through a resistor to a point brought at a constant potential. The device is of the type in which the initial input voltage and the input voltage establishing the first stable state are equal and has two transistorized amplifiers, a main amplifier and an additional amplifier and two resistor circuits connecting respectively the first and second stages of the main amplifier to the second and first stages of the additional amplifier. A transistorized amplifier supplies a current proportional to the threshold voltage to the additional amplifier. A direct connection is made between one end of the load resistor of the first stage of the additional amplifier and the input of the second stage of the main amplifier, the voltage drop across said load resistor being equal to the difference between the input voltages for which the first and second stable stages are established.

Inventors

  • 👤 Robert Vatin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 18:31
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/2893; H03K3/2897

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 215 words
A trigger device with two stable states established respectively for the values v1 and v2 of its input voltage, v2 being greater than v1 and the threshold voltage, the difference between v1 and the initial voltage at the input vr, being regulatable comprising an assembly of two differential amplifiers, two transistor stages for each of said amplifiers, said transistors having the same emitter circuit, the collectors of said transistors being connected by a resistance to a point brought to a constant potential, said amplifiers providing a principal amplifier and an auxiliary amplifier, the first stage of said principal amplifier being coupled to the second stage of said auxiliary amplifier and the second stage of said principal amplifier being connected to the first stage of said auxiliary amplifier, the input of the second stage of said principal amplifier being connected to the load resistance of the first stage of said auxiliary amplifier, a transistorized amplifier providing said auxiliary amplifier with a current proportional to said threshold voltage whereby a change of stage is obtained when the amplitude of the input signal decreases to zero by equalizing said initial voltage vr and said value v1 by equalizing said threshold voltage and the difference v2-v1, hysteresis v2-v1 being defined by the decrease in voltage in said load resistance.
Claim 2
Dependent Claim 215 words
A trigger device with two stable states established respectively for the values v1 and v2 of its input voltage, v2 being greater than v1 and the threshold voltage, the difference between v1 and the initial voltage at the input vr, being regulatable comprising an assembly of two differential amplifiers, two transistor stages for each of said amplifiers, said transistors having the same emitter circuit, the collectors of said transistors being connected by a resistance to a point brought to a constant potential, said amplifiers providing a principal amplifier and an auxiliary amplifier, the first stage of said principal amplifier being coupled to the second stage of said auxiliary amplifier and the second stage of said principal amplifier being connected to the first stage of said auxiliary amplifier, the input of the second stage of said principal amplifier being connected to the load resistance of the first stage of said auxiliary amplifier, a transistorized amplifier providing said auxiliary amplifier with a current proportional to said threshold voltage whereby a change of stage is obtained when the amplitude of the input signal decreases to zero by equalizing said initial voltage vr and said value v1 by equalizing said threshold voltage and the difference v2-v1, hysteresis v2-v1 being defined by the decrease in voltage in said load resistance.
Claim 3
Dependent Claim 157 words
A trigger device as described in claim 1, regulation of the threshold voltage being obtained by regulation of the initial voltage vr, the value v1 being regulatable and the value v2 being fixed, said transistors of said two differential amplifiers being of the NPN type, the collectors of the first and second transistors of said principal amplifier being respectively connected through coupling circuits including a resistance to the bases of the second transistor and of the first transistor of said auxiliary amplifier, the collector of the first transistor of said auxiliary amplifier being directly connected to the base of the second transistor of said principal amplifier, a potentiometer being connected to the base of the first transistor of said principal amplifier to determine the initial voltage of the device and said transistorized amplifier including a first transistor of the PNP type connected to said potentiometer and a second transistor of the NPN type feeding said auxiliary amplifier.
Claim 4
Dependent Claim 132 words
A trigger device as described in claim 1, the initial voltage vr and value v1 being fixed and equal, the value v2 being regulated to control the threshold voltage, said principal amplifier including two NPN transistors fed by a constant current generator including a NPN-type transistor, said auxiliary amplifier including two PNP-type transistors, said transistorized amplifier feeding said auxiliary amplifier and having a PNP-type transistor, the polarizing potential of the base of said last-named transistor being controlled by a potentiometer, the collectors of the first and second transistors of said principal amplifier being respectively connected to the bases of the second and first transistors of said auxiliary amplifier and the collector of the first transistor of said auxiliary amplifier being connected to the base of the second transistor of said principal amplifier.

References Cited (Backward Citations)

US3144564A Cited
US3213385A Cited
US3310688A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-08-16 1975-02-15 1975-08-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-08-16 1979-02-15 1979-08-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-08-16 1983-02-15 1983-08-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag