US3596191A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sampling circuit
Assignee: International Business Machines Corp
•
Filing: 1969-06-30
•
Granted: 1971-07-27
•
Expires: 1989-06-30
Abstract
Abstract A sequential gate sampling circuit is shown as used in a sampling oscilloscope. Sampling is achieved by sequentially actuating two gates from a common source of strobe pulses. Prior to the initiation of a sampling operation, a first of the gates is quiescently closed and a second of the gates is quiescently open. At the beginning of a sampling operation, a pair of strobe pulses rise very quickly and divide along transmission lines of unequal length, switching the first gate to the open state and subsequently switching the second gate to the closed state. The sampling time duration is created by the difference in time between the opening of the first bridge and the closing of the second bridge. This time duration is controlled by the difference in length of the transmission lines allowing operation of the gates during the onset of the strobe pulses.
Inventors
- 👤 Paul E Stuckert
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:41
CPC Classifications
G; G01; G01R; G01R13/00; G01R13/20; G01R13/22; G01R13/34
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
143 words
In a circuit for sampling a waveform: a first and second gate means connected in tandem and each operative in a closed and open condition wherein said open condition prevents the passage of signals therethrough and said closed condition allows the passage of signals therethrough; means for quiescently biasing said first gate means in a normally closed condition and said second gate means in a normally open condition; generator means for generating strobe pulses; and control means connecting said generator means to said first and second gate means for sequentially operating both of said first and second gate means, in the order named, during the onset of said strobe pulses, the second gate means being operative prior to the restoration of the first means to its quiescent state and the operation of the sampling being independent of the width of said strobe pulses.
Claim 2
Dependent Claim
143 words
In a circuit for sampling a waveform: a first and second gate means connected in tandem and each operative in a closed and open condition wherein said open condition prevents the passage of signals therethrough and said closed condition allows the passage of signals therethrough; means for quiescently biasing said first gate means in a normally closed condition and said second gate means in a normally open condition; generator means for generating strobe pulses; and control means connecting said generator means to said first and second gate means for sequentially operating both of said first and second gate means, in the order named, during the onset of said strobe pulses, the second gate means being operative prior to the restoration of the first means to its quiescent state and the operation of the sampling being independent of the width of said strobe pulses.
Claim 3
Dependent Claim
15 words
The circuit of claim 1, wherein said generator means generates pairs of simultaneous strobe pulses.
Claim 4
Dependent Claim
24 words
The circuit of claim 2, wherein said first and second gate means are sequentially operated during the onset of each pair of strobe pulses.
Claim 5
Dependent Claim
27 words
The circuit of claim 1, wherein said control means comprises a delay line means for delaying the application of said strobe pulses to said second gate means.
Claim 6
Dependent Claim
37 words
The circuit of claim 4, wherein said generator means generates pairs of simultaneous strobe pulses and said delay line means comprises a pair of transmission delay lines interconnected between said generator means and said second gate means.
Claim 7
Dependent Claim
27 words
The circuit of claim 5, wherein said control means comprises a further pair of transmission delay lines interconnected between said generator means and said first gate means.
Claim 8
Dependent Claim
19 words
The circuit of claim 6, wherein each said first and second gate means comprise a balanced diode bridge circuit.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-07-26 | 1975-01-25 | 1975-07-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-07-26 | 1979-01-25 | 1979-07-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-07-26 | 1983-01-25 | 1983-07-27 | $7700.00 | Window Closed / Lapsed |